

Preface	93
1 Introduction	95
1.1 Designed for Safety Applications	96
1.2 Family Description	96
1.3 Endianism Considerations	99
1.3.1 RM46x: Little Endian (LE)	99
2 Architecture	100
2.1 Introduction	101
2.1.1 Architecture Block Diagram	101
2.1.2 Definitions of Terms	102
2.1.3 Bus Master / Slave Access Privileges	104
2.2 Memory Organization	105
2.2.1 Memory-Map Overview	105
2.2.2 Memory-Map Table	106
2.2.3 Flash on Microcontrollers	110
2.2.4 On-Chip SRAM	111
2.3 Exceptions	117
2.3.1 Resets	117
2.3.2 Aborts	117
2.3.3 System Software Interrupts	119
2.4 Clocks	120
2.4.1 Clock Sources	120
2.4.2 Clock Domains	121
2.4.3 Low Power Modes	124
2.4.4 Clock Test Mode	126
2.4.5 Safety Considerations for Clocks	127
2.5 System and Peripheral Control Registers	130
2.5.1 Primary System Control Registers (SYS)	130
2.5.2 Secondary System Control Registers (SYS2)	185
2.5.3 Peripheral Central Resource (PCR) Control Registers	194
3 Power Management Module (PMM)	209
3.1 Overview	210
3.1.1 Main Features of the Power Management Module (PMM)	210
3.1.2 Block Diagram	210
3.2 Power Domains	212
3.3 PMM Operation	213
3.3.1 Power Switch	213
3.3.2 Power Domain State	213
3.3.3 Default Power Domain State	213
3.3.4 Disabling a Power Domain Permanently	213
3.3.5 Changing Power Domain State	213
3.3.6 Reset Management	214
3.3.7 Diagnostic Power State Controller (PSCON)	214
3.3.8 PSCON Compare Block	214
3.4 PMM Registers	216

3.4.1	LOGICPDPWRCTRL0 Register (Offset = 0h) [reset = X]	217
3.4.2	MEMPDPWRCTRL0 Register (Offset = 10h) [reset = X]	219
3.4.3	PDCLKDIS Register (Offset = 20h) [reset = X]	220
3.4.4	PDCLKDISSET Register (Offset = 24h) [reset = X]	221
3.4.5	PDCLKDISCLR Register (Offset = 28h) [reset = X]	222
3.4.6	LOGICPDPWRSTAT0 Register (Offset = 40h) [reset = X]	223
3.4.7	LOGICPDPWRSTAT1 Register (Offset = 44h) [reset = X]	224
3.4.8	LOGICPDPWRSTAT2 Register (Offset = 48h) [reset = X]	225
3.4.9	LOGICPDPWRSTAT3 Register (Offset = 4Ch) [reset = X]	226
3.4.10	MEMPDPWRSTAT0 Register (Offset = 80h) [reset = X]	227
3.4.11	MEMPDPWRSTAT1 Register (Offset = 84h) [reset = X]	229
3.4.12	GLOBALCTRL1 Register (Offset = A0h) [reset = 0h]	231
3.4.13	GLOBALSTAT Register (Offset = A8h) [reset = 1h]	232
3.4.14	PRCKEYREG Register (Offset = ACh) [reset = 0h]	233
3.4.15	LPDDCSTAT1 Register (Offset = B0h) [reset = 0h]	234
3.4.16	LPDDCSTAT2 Register (Offset = B4h) [reset = 0h]	235
3.4.17	MPDDCSTAT1 Register (Offset = B8h) [reset = 0h]	236
3.4.18	MPDDCSTAT2 Register (Offset = BCh) [reset = 0h]	237
3.4.19	ISODIAGSTAT Register (Offset = C0h) [reset = 0h]	238
4	I/O Multiplexing and Control Module (IOMM)	239
4.1	Overview	240
4.2	Main Features of I/O Multiplexing Module (IOMM)	240
4.3	Control of Multiplexed Outputs	240
4.4	Control of Multiplexed Inputs	241
4.5	Control of Special Multiplexed Options	242
4.5.1	Control of SDRAM clock (EMIF_CLK)	242
4.5.2	Control for other EMIF Outputs	242
4.5.3	Control for Fast Mode for Synchronous and Asynchronous EMIF	243
4.5.4	Control of Ethernet Controller Mode	243
4.5.5	Control of ADC Trigger Events	243
4.5.6	Control for ADC Event Trigger Signal Generation from ePWMx Modules	244
4.5.7	Control for Generating Interrupt Upon External Fault Indication to N2HETx	246
4.5.8	Control for Enabling Clocks to ePWMx Modules	246
4.5.9	Control for Enabling Clocks to eCAPx Modules	247
4.5.10	Control for Enabling Clocks to eQEPx Modules	247
4.5.11	Control for Synchronizing Time Bases for All ePWMx Modules	247
4.5.12	Control for Synchronizing all ePWMx Modules to N2HET1 Module Time-Base	248
4.5.13	Control for Input Connections to ePWMx Modules	249
4.5.14	Control for Input Connections to eCAPx Modules	250
4.5.15	Control for Input Connections to eQEPx Modules	250
4.6	Safety Features	251
4.6.1	Locking Mechanism for Memory-Mapped Registers	251
4.6.2	Error Conditions	251
4.7	IOMM Registers	252
4.7.1	REVISION_REG Register (Offset = 0h) [reset = 4E840102h]	253
4.7.2	ENDIAN_REG Register (Offset = 20h) [reset = 0h]	254
4.7.3	KICK_REG0 Register (Offset = 38h) [reset = 0h]	255
4.7.4	KICK_REG1 Register (Offset = 3Ch) [reset = 0h]	256
4.7.5	ERR_RAW_STATUS_REG Register (Offset = E0h) [reset = 0h]	257
4.7.6	ERR_ENABLED_STATUS_REG Register (Offset = E4h) [reset = 0h]	258
4.7.7	ERR_ENABLE_REG Register (Offset = E8h) [reset = 0h]	259
4.7.8	ERR_ENABLE_CLR_REG Register (Offset = ECh) [reset = 0h]	260
4.7.9	FAULT_ADDRESS_REG Register (Offset = F4h) [reset = 0h]	261

4.7.10	FAULT_STATUS_REG Register (Offset = F8h) [reset = 0h]	262
4.7.11	FAULT_CLEAR_REG Register (Offset = FCh) [reset = 0h]	263
4.7.12	PINMMR_0 to PINMMR_47 Register (Offset = B10h to BCCh) [reset = 1010101h]	264
4.8	Output Multiplexing and Control	265
5	F021 Flash Module Controller (FMC)	267
5.1	Overview	268
5.1.1	Features	268
5.1.2	Definition of Terms	268
5.1.3	F021 Flash Tools	269
5.2	Default Flash Configuration	269
5.3	SECEDED	270
5.3.1	SECEDED Initialization	270
5.3.2	ECC Encoding	271
5.3.3	Syndrom Table: Decode to Bit in Error	272
5.3.4	Syndrom Table: An Alternate Method	273
5.4	Memory Map	274
5.4.1	Location of Flash ECC Bits	274
5.4.2	OTP Memory	275
5.5	Power On, Power Off, and Reset Considerations	277
5.5.1	Error Checking at Power On	277
5.5.2	Flash Integrity when Reset while Programming or Erasing	277
5.5.3	Flash Integrity at Power Off	278
5.6	Emulation and SIL3 Diagnostic Modes	278
5.6.1	System Emulation	278
5.6.2	Diagnostic Mode	278
5.6.3	Diagnostic Mode Summary	283
5.6.4	Read Margin	284
5.7	Control Registers	284
5.7.1	Flash Option Control Register (FRDCNTL)	286
5.7.2	Flash Error Detection and Correction Control Register 1 (FEDACCTRL1)	287
5.7.3	Flash Error Correction and Correction Control Register 2 (FEDACCTRL2)	289
5.7.4	Flash Correctable Error Count Register (FCOR_ERR_CNT)	289
5.7.5	Flash Correctable Error Address Register (FCOR_ERR_ADD)	290
5.7.6	Flash Correctable Error Position Register (FCOR_ERR_POS)	291
5.7.7	Flash Error Detection and Correction Status Register (FEDACSTATUS)	292
5.7.8	Flash Uncorrectable Error Address Register (FUNC_ERR_ADD)	295
5.7.9	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS)	296
5.7.10	Primary Address Tag Register (FPRIM_ADD_TAG)	297
5.7.11	Duplicate Address Tag Register (FDUP_ADD_TAG)	297
5.7.12	Flash Bank Protection Register (FBPROT)	298
5.7.13	Flash Bank Sector Enable Register (FBSE)	298
5.7.14	Flash Bank Busy Register (FBBUSY)	299
5.7.15	Flash Bank Access Control Register (FBAC)	300
5.7.16	Flash Bank Fallback Power Register (FBFALLBACK)	301
5.7.17	Flash Bank/Pump Ready Register (FBPRDY)	302
5.7.18	Flash Pump Access Control Register 1 (FPAC1)	303
5.7.19	Flash Pump Access Control Register 2 (FPAC2)	304
5.7.20	Flash Module Access Control Register (FMAC)	304
5.7.21	Flash Module Status Register (FMSTAT)	305
5.7.22	EEPROM Emulation Data MSW Register (FEMU_DMSW)	307
5.7.23	EEPROM Emulation Data LSW Register (FEMU_DLSW)	307
5.7.24	EEPROM Emulation ECC Register (FEMU_ECC)	308
5.7.25	EEPROM Emulation Address Register (FEMU_ADDR)	309

5.7.26	Diagnostic Control Register (FDIAGCTRL)	310
5.7.27	Uncorrected Raw Data High Register (FRAW_DATAH)	312
5.7.28	Uncorrected Raw Data Low Register (FRAW_DATA_L)	312
5.7.29	Uncorrected Raw ECC Register (FRAW_ECC)	313
5.7.30	Parity Override Register (FPAR_OVR)	314
5.7.31	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2)	315
5.7.32	FSM Register Write Enable (FSM_WR_ENA)	316
5.7.33	FSM Sector Register (FSM_SECTOR)	316
5.7.34	EEPROM Emulation Configuration Register (EEPROM_CONFIG)	317
5.7.35	EEPROM Emulation Error Detection and Correction Control Register 1 (EE_CTRL1)	318
5.7.36	EEPROM Emulation Error Correction and Correction Control Register 2 (EE_CTRL2)	320
5.7.37	EEPROM Emulation Correctable Error Count Register (EE_COR_ERR_CNT)	320
5.7.38	EEPROM Emulation Correctable Error Address Register (EE_COR_ERR_ADD)	321
5.7.39	EEPROM Emulation Correctable Error Position Register (EE_COR_ERR_POS)	322
5.7.40	EEPROM Emulation Error Status Register (EE_STATUS)	323
5.7.41	EEPROM Emulation Uncorrectable Error Address Register (EE_UNC_ERR_ADD)	324
5.7.42	Flash Bank Configuration Register (FCFG_BANK)	325
6	Tightly-Coupled RAM (TCRAM) Module	326
6.1	Overview	327
6.1.1	B0TCM and B1TCM Connection Diagram	327
6.1.2	Main Features	327
6.2	RAM Memory Map.....	328
6.3	Safety Features	329
6.3.1	Support for Cortex-R4F CPU's Single-Error-Correction Double-Error-Detection (SECDED)	329
6.3.2	Support for Cortex-R4F CPU's Address and Control Bus Parity Checking	330
6.3.3	Redundant Address Decode	330
6.4	TCRAM Auto-Initialization	330
6.5	Trace Module Support	331
6.6	Emulation / Debug Mode Behavior	331
6.7	TCRAM_MODULE_CONTROL_AND_STATUS Registers	332
6.7.1	RAMCTRL Register (Offset = 0h) [reset = 0005000Ah]	333
6.7.2	RAMTHRESHOLD Register (Offset = 4h) [reset = 0h]	335
6.7.3	RAMOCCUR Register (Offset = 8h) [reset = 0h]	336
6.7.4	RAMINTCTRL Register (Offset = Ch) [reset = 0h]	337
6.7.5	RAMERRSTATUS Register (Offset = 10h) [reset = 0h]	338
6.7.6	RAMSERRADDR Register (Offset = 14h) [reset = 0h]	340
6.7.7	RAMUERRADDR Register (Offset = 1Ch) [reset = 0h]	341
6.7.8	RAMTEST Register (Offset = 30h) [reset = 5h]	342
6.7.9	RAMADDRDECVECT Register (Offset = 38h) [reset = 0h]	344
6.7.10	RAMPERRADDR Register (Offset = 3Ch) [reset = X]	345
6.7.11	INIT_DOMAIN Register (Offset = 40h) [reset = FFh]	346
7	Programmable Built-In Self-Test (PBIST) Module	347
7.1	Overview	348
7.1.1	Features of PBIST	348
7.1.2	PBIST vs. Application Software-Based Testing.....	348
7.1.3	PBIST Block Diagram	348
7.2	RAM Grouping and Algorithm	349
7.3	PBIST Flow	350
7.3.1	PBIST Sequence	351
7.4	Memory Test Algorithms on the On-chip ROM	352
7.5	PBIST Control Registers	354
7.5.1	RAM Configuration Register (RAMT)	355
7.5.2	Datalogger Register (DLR)	356

7.5.3	PBIST Activate/Clock Enable Register (PACT)	357
7.5.4	PBIST ID Register	358
7.5.5	Override Register (OVER)	359
7.5.6	Fail Status Fail Register (FSRF0)	360
7.5.7	Fail Status Count Registers (FSRC0 and FSRC1)	361
7.5.8	Fail Status Address Registers (FSRA0 and FSRA1)	362
7.5.9	Fail Status Data Registers (FSRDL0 and FSRDL1)	363
7.5.10	ROM Mask Register (ROM)	364
7.5.11	ROM Algorithm Mask Register (ALGO)	364
7.5.12	RAM Info Mask Lower Register (RINFOL)	365
7.5.13	RAM Info Mask Upper Register (RINFOU)	366
7.6	PBIST Configuration Example	367
7.6.1	Example 1 : Configuration of PBIST Controller to Run Self-Test on RAM Group 3	367
7.6.2	Example 2 : Configuration of PBIST Controller to Run Self-Test on ALL RAM Groups	368
8	CPU Self-Test Controller (STC) Module	369
8.1	General Description	370
8.1.1	CPU Self-Test Controller Features	370
8.1.2	STC Block Diagram	370
8.2	Application Self-Test Flow	372
8.2.1	STC Module Configuration	372
8.2.2	Context Saving	372
8.2.3	Entering CPU Idle Mode	372
8.2.4	Self-Test Completion and Error Generation	373
8.3	STC Test Coverage and Duration	374
8.4	STC Control Registers	375
8.4.1	STC Global Control Register 0 (STCGCR0)	376
8.4.2	STC Global Control Register 1 (STCGCR1)	376
8.4.3	Self-Test Run Timeout Counter Preload Register (STCTPR)	377
8.4.4	STC Current ROM Address Register (STC_CADDR)	377
8.4.5	STC Current Interval Count Register (STCCICR)	378
8.4.6	Self-Test Global Status Register (STCGSTAT)	379
8.4.7	Self-Test Fail Status Register (STCFSTAT)	380
8.4.8	CPU1 Current MISR Register (CPU1_CURMISR[3:0])	381
8.4.9	CPU2_CURMISR[3:0] (CPU2 Current MISR Register)	382
8.4.10	STCSCSCR (Signature Compare Self-Check Register)	383
8.5	STC Configuration Example	384
8.5.1	Example 1: Self-Test Run for 24 Interval	384
9	CPU Compare Module for Cortex-R4F (CCM-R4F)	385
9.1	Main Features	386
9.2	Block Diagram	386
9.3	Module Operation	387
9.3.1	1001D Lock Step Mode	387
9.3.2	Self-Test Mode	387
9.3.3	Error Forcing Mode	389
9.3.4	Self-Test Error Forcing Mode	389
9.3.5	Operation During CPU Debug Mode	390
9.4	CCM-R4F Control Registers	390
9.4.1	CCM-R4F Status Register (CCMSR)	391
9.4.2	CCM-R4F Key Register (CCMKEYR)	392
10	Oscillator and PLL	393
10.1	Introduction	394
10.1.1	Features	394
10.2	Quick Start	395

10.3	Oscillator	396
10.3.1	Oscillator Implementation.....	397
10.3.2	Oscillator Enable	397
10.3.3	Oscillator Disable	397
10.4	Low-Power Oscillator and Clock Detect (LPOCLKDET).....	398
10.4.1	Clock Detect	398
10.4.2	Behavior on Oscillator Failure.....	398
10.4.3	Recovery from Oscillator Failure	399
10.4.4	LPOCLKDET Enable	399
10.4.5	LPOCLKDET Disable	400
10.4.6	Trimming the HF LPO Oscillator	400
10.5	PLL	401
10.5.1	Modulation	403
10.5.2	PLL Output Control	404
10.5.3	Behavior on PLL Fail	407
10.5.4	Recovery from a PLL Failure.....	408
10.5.5	PLL Modulation Depth Measurement	409
10.5.6	PLL Frequency Measurement Circuit	410
10.5.7	PLL2	410
10.6	PLL Control Registers	411
10.6.1	PLL Modulation Depth Measurement Control Register (SSWPLL1).....	412
10.6.2	SSW PLL BIST Control Register 2 (SSWPLL2)	413
10.6.3	SSW PLL BIST Control Register 3 (SSWPLL3)	414
10.7	Phase-Locked Loop Theory of Operation	415
10.7.1	Phase-Frequency Detector	415
10.7.2	Charge Pump and Loop Filter.....	416
10.7.3	Voltage-Controlled Oscillator	416
10.7.4	Frequency Modulation	417
10.8	Programming Example	417
11	Dual-Clock Comparator (DCC) Module	419
11.1	Introduction	420
11.1.1	Main Features	420
11.1.2	Block Diagram.....	420
11.2	Module Operation.....	421
11.2.1	Continuous Monitoring Mode.....	421
11.2.2	Single-Shot Measurement Mode	424
11.3	Clock Source Selection for Counter0 and Counter1	425
11.4	DCC Control Registers.....	426
11.4.1	DCC Global Control Register (DCCGCTRL)	427
11.4.2	DCC Revision Id Register (DCCREV)	428
11.4.3	DCC Counter0 Seed Register (DCCCNT0SEED)	428
11.4.4	DCC Valid0 Seed Register (DCCVALID0SEED)	429
11.4.5	DCC Counter1 Seed Register (DCCCNT1SEED)	429
11.4.6	DCC Status Register (DCCSTAT)	430
11.4.7	DCC Counter0 Value Register (DCCCNT0)	431
11.4.8	DCC Valid0 Value Register (DCCVALID0)	432
11.4.9	DCC Counter1 Value Register (DCCCNT1)	432
11.4.10	DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC)	433
11.4.11	DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC)	434
12	Error Signaling Module (ESM)	435
12.1	Overview	436
12.1.1	Features.....	436
12.1.2	Block Diagram	436

12.2	Module Operation	438
12.2.1	Reset Behavior	438
12.2.2	ERROR Pin Timing	439
12.2.3	Forcing an Error Condition	441
12.3	Recommended Programming Procedure	442
12.4	Control Registers	443
12.4.1	ESM Enable ERROR Pin Action/Response Register 1 (ESMEEPAPR1).....	444
12.4.2	ESM Disable ERROR Pin Action/Response Register 1 (ESMDEPAPR1).....	444
12.4.3	ESM Interrupt Enable Set Register 1 (ESMIESR1)	445
12.4.4	ESM Interrupt Enable Clear Register 1 (ESMIECR1)	445
12.4.5	ESM Interrupt Level Set Register 1 (ESMILSR1)	446
12.4.6	ESM Interrupt Level Clear Register 1 (ESMILCR1).....	446
12.4.7	ESM Status Register 1 (ESMSR1)	447
12.4.8	ESM Status Register 2 (ESMSR2)	447
12.4.9	ESM Status Register 3 (ESMSR3)	448
12.4.10	ESM ERROR Pin Status Register (ESMEPSR)	448
12.4.11	ESM Interrupt Offset High Register (ESMIOFFHR)	449
12.4.12	ESM Interrupt Offset Low Register (ESMIOFFLR)	450
12.4.13	ESM Low-Time Counter Register (ESMLTCR)	451
12.4.14	ESM Low-Time Counter Preload Register (ESMLTCPR).....	451
12.4.15	ESM Error Key Register (ESMEKR).....	452
12.4.16	ESM Status Shadow Register 2 (ESMSSR2)	452
12.4.17	ESM Influence ERROR Pin Set Register 4 (ESMIEPSR4)	453
12.4.18	ESM Influence ERROR Pin Clear Register 4 (ESMIEPCR4)	453
12.4.19	ESM Interrupt Enable Set Register 4 (ESMIESR4)	454
12.4.20	ESM Interrupt Enable Clear Register 4 (ESMIECR4)	454
12.4.21	ESM Interrupt Level Set Register 4 (ESMILSR4)	455
12.4.22	ESM Interrupt Level Clear Register 4 (ESMILCR4)	455
12.4.23	ESM Status Register 4 (ESMSR4)	456
13	Real-Time Interrupt (RTI) Module	457
13.1	Overview	458
13.1.1	Features.....	458
13.1.2	Industry Standard Compliance Statement.....	458
13.2	Module Operation.....	459
13.2.1	Counter Operation	459
13.2.2	Interrupt/DMA Requests	461
13.2.3	RTI Clocking.....	462
13.2.4	Synchronizing Timer Events to Network Time (NTU).....	462
13.2.5	Digital Watchdog (DWD).....	465
13.2.6	Low Power Modes	468
13.2.7	Halting Debug Mode Behaviour.....	468
13.3	RTI Control Registers	469
13.3.1	RTI Global Control Register (RTIGCTRL).....	470
13.3.2	RTI Timebase Control Register (RTITBCTRL)	471
13.3.3	RTI Capture Control Register (RTICAPCTRL).....	472
13.3.4	RTI Compare Control Register (RTICOMPCTRL)	473
13.3.5	RTI Free Running Counter 0 Register (RTIFRC0)	474
13.3.6	RTI Up Counter 0 Register (RTIUC0).....	474
13.3.7	RTI Compare Up Counter 0 Register (RTICPUC0)	475
13.3.8	RTI Capture Free Running Counter 0 Register (RTICAFRC0)	475
13.3.9	RTI Capture Up Counter 0 Register (RTICAUC0).....	476
13.3.10	RTI Free Running Counter 1 Register (RTIFRC1).....	476
13.3.11	RTI Up Counter 1 Register (RTIUC1)	477

13.3.12	RTI Compare Up Counter 1 Register (RTICPUC1).....	478
13.3.13	RTI Capture Free Running Counter 1 Register (RTICAFRC1)	479
13.3.14	RTI Capture Up Counter 1 Register (RTICAUC1)	479
13.3.15	RTI Compare 0 Register (RTICOMP0).....	480
13.3.16	RTI Update Compare 0 Register (RTIUDCP0).....	480
13.3.17	RTI Compare 1 Register (RTICOMP1).....	481
13.3.18	RTI Update Compare 1 Register (RTIUDCP1).....	481
13.3.19	RTI Compare 2 Register (RTICOMP2).....	482
13.3.20	RTI Update Compare 2 Register (RTIUDCP2).....	482
13.3.21	RTI Compare 3 Register (RTICOMP3).....	483
13.3.22	RTI Update Compare 3 Register (RTIUDCP3).....	483
13.3.23	RTI Timebase Low Compare Register (RTITBLCOMP)	484
13.3.24	RTI Timebase High Compare Register (RTITBHCOMP)	484
13.3.25	RTI Set Interrupt Enable Register (RTISETINTENA)	485
13.3.26	RTI Clear Interrupt Enable Register (RTICLEARINTENA)	487
13.3.27	RTI Interrupt Flag Register (RTIINTFLAG)	489
13.3.28	Digital Watchdog Control Register (RTIDWDCTRL)	490
13.3.29	Digital Watchdog Preload Register (RTIDWDPRLD).....	491
13.3.30	Watchdog Status Register (RTIWDSTATUS)	492
13.3.31	RTI Watchdog Key Register (RTIWDKEY)	493
13.3.32	RTI Digital Watchdog Down Counter (RTIDWDCNTR)	494
13.3.33	Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL)	494
13.3.34	Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL)	495
13.3.35	RTI Compare Interrupt Clear Enable Register (RTIINTCLRENABLE)	496
13.3.36	RTI Compare 0 Clear Register (RTICMP0CLR)	497
13.3.37	RTI Compare 1 Clear Register (RTICMP1CLR)	497
13.3.38	RTI Compare 2 Clear Register (RTICMP2CLR)	498
13.3.39	RTI Compare 3 Clear Register (RTICMP3CLR)	498
14	Cyclic Redundancy Check (CRC) Controller Module	499
14.1	Overview	500
14.1.1	Features	500
14.1.2	Block Diagram.....	501
14.2	Module Operation	502
14.2.1	General Operation	502
14.2.2	CRC Modes of Operation.....	502
14.2.3	PSA Signature Register.....	503
14.2.4	PSA Sector Signature Register	504
14.2.5	CRC Value Register	505
14.2.6	Raw Data Register	505
14.2.7	Example DMA Controller Setup.....	505
14.2.8	Pattern Count Register.....	507
14.2.9	Sector Count Register/Current Sector Register	507
14.2.10	Interrupt.....	508
14.2.11	CPU Data Trace.....	511
14.2.12	Power Down Mode.....	512
14.2.13	Emulation	512
14.2.14	Peripheral Bus Interface.....	512
14.3	Example	513
14.3.1	Example: Auto Mode Using Time Based Event Triggering	513
14.3.2	Example: Auto Mode Without Using Time Based Triggering	514
14.3.3	Example: Semi-CPU Mode.....	515
14.3.4	Example: Full-CPU Mode.....	515
14.4	CRC Control Registers.....	516

14.4.1	CRC Global Control Register 0 (CRC_CTRL0).....	517
14.4.2	CRC Global Control Register (CRC_CTRL1).....	517
14.4.3	CRC Global Control Register 2 (CRC_CTRL2).....	518
14.4.4	CRC Interrupt Enable Set Register (CRC_INTS)	519
14.4.5	CRC Interrupt Enable Reset Register (CRC_INTR)	521
14.4.6	CRC Interrupt Status Register (CRC_STATUS).....	523
14.4.7	CRC Interrupt Offset (CRC_INT_OFFSET_REG).....	524
14.4.8	CRC Busy Register (CRC_BUSY)	526
14.4.9	CRC Pattern Counter Preload Register 1 (CRC_PCOUNT_REG1)	526
14.4.10	CRC Sector Counter Preload Register 1 (CRC_SCOUNT_REG1)	527
14.4.11	CRC Current Sector Register 1 (CRC_CURSEC_REG1)	527
14.4.12	CRC Channel 1 Watchdog Timeout Preload Register A (CRC_WDTPLD1).....	528
14.4.13	CRC Channel 1 Block Complete Timeout Preload Register B (CRC_BCTOPLD1).....	528
14.4.14	Channel 1 PSA Signature Low Register (PSA_SIGREGL1)	529
14.4.15	Channel 1 PSA Signature High Register (PSA_SIGREGH1)	529
14.4.16	Channel 1 CRC Value Low Register (CRC_REGL1).....	529
14.4.17	Channel 1 CRC Value High Register (CRC_REGH1).....	530
14.4.18	Channel 1 PSA Sector Signature Low Register (PSA_SECSIGREGL1)	530
14.4.19	Channel 1 PSA Sector Signature High Register (PSA_SECSIGREGH1)	530
14.4.20	Channel 1 Raw Data Low Register (RAW_DATAAREGL1).....	531
14.4.21	Channel 1 Raw Data High Register (RAW_DATAAREGH1).....	531
14.4.22	CRC Pattern Counter Preload Register 2 (CRC_PCOUNT_REG2)	531
14.4.23	CRC Sector Counter Preload Register 2 (CRC_SCOUNT_REG2)	532
14.4.24	CRC Current Sector Register 2 (CRC_CURSEC_REG2)	532
14.4.25	CRC Channel 2 Watchdog Timeout Preload Register A (CRC_WDTPLD2).....	533
14.4.26	CRC Channel 2 Block Complete Timeout Preload Register B (CRC_BCTOPLD2).....	533
14.4.27	Channel 2 PSA Signature Low Register (PSA_SIGREGL2)	534
14.4.28	Channel 2 PSA Signature High Register (PSA_SIGREGH2)	534
14.4.29	Channel 2 CRC Value Low Register (CRC_REGL2).....	534
14.4.30	Channel 2 CRC Value High Register (CRC_REGH2).....	535
14.4.31	Channel 2 PSA Sector Signature Low Register (PSA_SECSIGREGL2)	535
14.4.32	Channel 2 PSA Sector Signature High Register (PSA_SECSIGREGH2)	535
14.4.33	Channel 2 Raw Data Low Register (RAW_DATAAREGL2).....	536
14.4.34	Channel 2 Raw Data High Register (RAW_DATAAREGH2).....	536
14.4.35	Data Bus Selection Register (CRC_TRACE_BUS_SEL)	537
15	Vectored Interrupt Manager (VIM) Module	538
15.1	Overview	539
15.2	Device Level Interrupt Management	539
15.2.1	Interrupt Generation at the Peripheral	540
15.2.2	Interrupt Handling at the CPU.....	540
15.2.3	Software Interrupt Handling Options	541
15.3	Interrupt Handling Inside VIM	542
15.3.1	VIM Interrupt Channel Mapping.....	543
15.3.2	VIM Input Channel Management	545
15.4	Interrupt Vector Table (VIM RAM).....	546
15.4.1	Interrupt Vector Table Operation	546
15.4.2	Enabling and Controlling the VIM Parity	547
15.4.3	Interrupt Vector Table Initialization	547
15.4.4	Interrupt Vector Table Parity Testing.....	548
15.5	VIM Wakeup Interrupt	549
15.6	Capture Event Sources	550
15.7	Examples	550
15.7.1	Examples - Configure CPU to Receive Interrupts.....	550

15.7.2	Examples - Register Vector Interrupt and Index Interrupt Handling	551
15.8	VIM Registers	553
15.8.1	Interrupt Vector Table Parity Flag Register (PARFLG)	554
15.8.2	Interrupt Vector Table Parity Control Register (PARCTL).....	554
15.8.3	Address Parity Error Register (ADDERR)	555
15.8.4	Fall-Back Address Parity Error Register (FBPARERR).....	555
15.8.5	VIM Offset Vector Registers.....	556
15.8.6	FIQ/IRQ Program Control Registers (FIRQPR[0:3])	558
15.8.7	Pending Interrupt Read Location Registers (INTREQ[0:3])	560
15.8.8	Interrupt Enable Set Registers (REQENASET[0:3])	562
15.8.9	Interrupt Enable Clear Registers (REQENACLR[0:3])	564
15.8.10	Wake-Up Enable Set Registers (WAKEENASET[0:3]).....	566
15.8.11	Wake-Up Enable Clear Registers (WAKEENACLR[0:3])	568
15.8.12	IRQ Interrupt Vector Register (IRQVECREG)	570
15.8.13	FIQ Interrupt Vector Register (FIQVECREG)	570
15.8.14	Capture Event Register (CAPEVT)	571
15.8.15	VIM Interrupt Control Registers (CHANCTRL[0:31])	572
16	Direct Memory Access Controller (DMA) Module	574
16.1	Overview	575
16.1.1	Main Features	575
16.2	Module Operation.....	576
16.2.1	Memory Space	576
16.2.2	DMA Data Access	576
16.2.3	Addressing Modes.....	577
16.2.4	DMA Channel Control Packets	577
16.2.5	Priority Queue.....	581
16.2.6	Data Packing and Unpacking	583
16.2.7	DMA Request	586
16.2.8	Auto-Initiation.....	588
16.2.9	Interrupts.....	588
16.2.10	Debugging.....	590
16.2.11	Power Management	590
16.2.12	FIFO Buffer.....	590
16.2.13	Channel Chaining	591
16.2.14	Memory Protection	592
16.2.15	Parity Checking.....	593
16.2.16	Parity Testing	594
16.2.17	Initializing RAM with Parity.....	594
16.3	Control Registers and Control Packets	595
16.3.1	Global Configuration Registers	597
16.3.2	Channel Configuration	642
17	External Memory Interface (EMIF)	648
17.1	Introduction	649
17.1.1	Purpose of the Peripheral	649
17.1.2	Features.....	649
17.1.3	Functional Block Diagram	650
17.2	EMIF Module Architecture	651
17.2.1	EMIF Clock Control.....	651
17.2.2	EMIF Requests.....	651
17.2.3	EMIF Signal Descriptions.....	651
17.2.4	EMIF Signal Multiplexing Control	652
17.2.5	SDRAM Controller and Interface	653
17.2.6	Asynchronous Controller and Interface	665

17.2.7	Data Bus Parking	677
17.2.8	Reset and Initialization Considerations	678
17.2.9	Interrupt Support	678
17.2.10	DMA Event Support	679
17.2.11	EMIF Signal Multiplexing	679
17.2.12	Memory Map	679
17.2.13	Priority and Arbitration	680
17.2.14	System Considerations	681
17.2.15	Power Management	682
17.2.16	Emulation Considerations	682
17.3	EMIF Registers	683
17.3.1	Module ID Register (MIDR)	683
17.3.2	Asynchronous Wait Cycle Configuration Register (AWCC)	684
17.3.3	SDRAM Configuration Register (SDCR)	685
17.3.4	SDRAM Refresh Control Register (SDRCR)	686
17.3.5	Asynchronous <i>n</i> Configuration Registers (CE2CFG-CE5CFG)	687
17.3.6	SDRAM Timing Register (SDTIMR)	688
17.3.7	SDRAM Self Refresh Exit Timing Register (SDSRETR)	689
17.3.8	EMIF Interrupt Raw Register (INTRAW)	690
17.3.9	EMIF Interrupt Masked Register (INTMSK)	691
17.3.10	EMIF Interrupt Mask Set Register (INTMSKSET)	692
17.3.11	EMIF Interrupt Mask Clear Register (INTMSKCLR)	693
17.3.12	Page Mode Control Register (PMCR)	694
17.4	Example Configuration	695
17.4.1	Hardware Interface	695
17.4.2	Software Configuration	695
18	Parameter Overlay Module (POM)	704
18.1	Introduction	705
18.1.1	Main Features	705
18.1.2	Parameter Overlay Module (POM) Considerations	705
18.1.3	Block Diagram	706
18.2	Module Operation	706
18.2.1	Decode Regions	707
18.2.2	Bus Errors on Accesses via POM	707
18.3	POM Control Registers	708
18.3.1	POM Global Control Register (POMGLBCTRL)	709
18.3.2	POM Revision ID (POMREV)	710
18.3.3	POM Clock Gate Control Register (POMCLKCTRL)	710
18.3.4	POM Status Register (POMFLG)	711
18.3.5	POM Program Region Start Address Register x (POMPROGSTARTx)	712
18.3.6	POM Overlay Region Start Address Register x (POMOVLSTARTx)	712
18.3.7	POM Region Size Register x (POMREGSIZEx)	713
18.3.8	POM Integration Control Register (POMITCTRL)	713
18.3.9	POM Claim Set Register (POMCLAIMSET)	714
18.3.10	POM Claim Clear Register (POMCLAIMCLR)	715
18.3.11	POM Lock Access Register (POMLOCKACCESS)	716
18.3.12	POM Lock Status Register (POMLOCKSTATUS)	716
18.3.13	POM Authentication Status Register (POMAUTHSTATUS)	716
18.3.14	POM Device ID Register (POMDEVID)	717
18.3.15	POM Device Type Register (POMDEVTYPE)	717
18.3.16	POM Peripheral ID 4 Register (POMPERIPHERALID4)	718
18.3.17	POM Peripheral ID 5 Register (POMPERIPHERALID5)	718
18.3.18	POM Peripheral ID 6 Register (POMPERIPHERALID6)	719

18.3.19	POM Peripheral ID 7 Register (POMPERIPHERALID7).....	719
18.3.20	POM Peripheral ID 0 Register (POMPERIPHERALID0).....	720
18.3.21	POM Peripheral ID 1 Register (POMPERIPHERALID1).....	720
18.3.22	POM Peripheral ID 2 Register (POMPERIPHERALID2).....	721
18.3.23	POM Peripheral ID 3 Register (POMPERIPHERALID3).....	721
18.3.24	POM Component ID 0 Register (POMCOMPONENTID0).....	722
18.3.25	POM Component ID 1 Register (POMCOMPONENTID1).....	722
18.3.26	POM Component ID 2 Register (POMCOMPONENTID2).....	723
18.3.27	POM Component ID 3 Register (POMCOMPONENTID3).....	723
19	Enhanced Pulse Width Modulator (ePWM) Module.....	724
19.1	Introduction	725
19.1.1	Submodule Overview	725
19.1.2	Register Mapping	728
19.2	ePWM Submodules	729
19.2.1	Overview	729
19.2.2	Time-Base (TB) Submodule.....	731
19.2.3	Counter-Compare (CC) Submodule.....	742
19.2.4	Action-Qualifier (AQ) Submodule.....	748
19.2.5	Dead-Band Generator (DB) Submodule.....	762
19.2.6	PWM-Chopper (PC) Submodule.....	767
19.2.7	Trip-Zone (TZ) Submodule	771
19.2.8	Event-Trigger (ET) Submodule	777
19.2.9	Digital Compare (DC) Submodule	782
19.2.10	Proper Interrupt Initialization Procedure.....	788
19.3	Application Examples	788
19.3.1	Overview of Multiple Modules.....	788
19.3.2	Key Configuration Capabilities	789
19.3.3	Controlling Multiple Buck Converters With Independent Frequencies.....	790
19.3.4	Controlling Multiple Buck Converters With Same Frequencies.....	793
19.3.5	Controlling Multiple Half H-Bridge (HHB) Converters.....	796
19.3.6	Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM)	798
19.3.7	Practical Applications Using Phase Control Between PWM Modules	801
19.4	EPWM_MODULE_CONTROL_AND_STATUS_REGISTER Registers	803
19.4.1	TBCTL Register (Offset = 0h) [reset = 83h].....	805
19.4.2	TBSTS Register (Offset = 2h) [reset = 1h]	807
19.4.3	TBPHS Register (Offset = 6h) [reset = 0h]	808
19.4.4	TBCTR Register (Offset = 8h) [reset = 0h]	809
19.4.5	TBPRD Register (Offset = Ah) [reset = 0h]	810
19.4.6	CMPCTL Register (Offset = Eh) [reset = 0h]	811
19.4.7	CMPA Register (Offset = 12h) [reset = 0h].....	813
19.4.8	CMPB Register (Offset = 14h) [reset = 0h].....	814
19.4.9	AQCTLA Register (Offset = 16h) [reset = 0h].....	815
19.4.10	AQCTLB Register (Offset = 18h) [reset = 0h]	817
19.4.11	AQSFRC Register (Offset = 1Ah) [reset = 0h]	819
19.4.12	AQCSFRC Register (Offset = 1Ch) [reset = 0h]	820
19.4.13	DBCTL Register (Offset = 1Eh) [reset = 0h].....	821
19.4.14	DBRED Register (Offset = 20h) [reset = 0h]	823
19.4.15	DBFED Register (Offset = 22h) [reset = 0h].....	824
19.4.16	TZSEL Register (Offset = 24h) [reset = 0h]	825
19.4.17	TZDCSEL Register (Offset = 26h) [reset = 0h].....	827
19.4.18	TZCTL Register (Offset = 28h) [reset = 0h]	828
19.4.19	TZEINT Register (Offset = 2Ah) [reset = 0h]	829
19.4.20	TZFLG Register (Offset = 2Ch) [reset = 0h].....	830

19.4.21	TZCLR Register (Offset = 2Eh) [reset = 0h]	831
19.4.22	TZFRC Register (Offset = 30h) [reset = 0h]	832
19.4.23	ETSEL Register (Offset = 32h) [reset = 0h]	833
19.4.24	ETPS Register (Offset = 34h) [reset = 0h]	835
19.4.25	ETFLG Register (Offset = 36h) [reset = 0h]	837
19.4.26	ETCLR Register (Offset = 38h) [reset = 0h]	838
19.4.27	ETFRC Register (Offset = 3Ah) [reset = 0h]	839
19.4.28	PCCTL Register (Offset = 3Ch) [reset = 0h]	840
19.4.29	DCTRISEL Register (Offset = 60h) [reset = 0h]	841
19.4.30	DCACTL Register (Offset = 62h) [reset = 0h]	842
19.4.31	DCBCTL Register (Offset = 64h) [reset = 0h]	843
19.4.32	DCFCTL Register (Offset = 66h) [reset = 0h]	844
19.4.33	DCCAPCTL Register (Offset = 68h) [reset = 0h]	845
19.4.34	DCOFFSET Register (Offset = 6Ah) [reset = 0h]	846
19.4.35	DCOFFSETCNT Register (Offset = 6Ch) [reset = 0h]	847
19.4.36	DCFWINDOW Register (Offset = 6Eh) [reset = 0h]	848
19.4.37	DCFWINDOWCNT Register (Offset = 70h) [reset = 0h]	849
19.4.38	DCCAP Register (Offset = 72h) [reset = 0h]	850
20	Enhanced Capture (eCAP) Module	851
20.1	Introduction	852
20.2	Description	852
20.3	Capture and APWM Operating Mode	853
20.4	Capture Mode Description	854
20.4.1	Event Prescaler	855
20.4.2	Edge Polarity Select and Qualifier	855
20.4.3	Continuous/One-Shot Control	856
20.4.4	32-Bit Counter and Phase Control	856
20.4.5	CAP1-CAP4 Registers	857
20.4.6	Interrupt Control	857
20.4.7	Shadow Load and Lockout Control	858
20.4.8	APWM Mode Operation	859
20.5	ECAP Registers	860
20.5.1	TSCTR Register (Offset = 0h) [reset = 0h]	861
20.5.2	CTRPHS Register (Offset = 4h) [reset = 0h]	862
20.5.3	CAP1 Register (Offset = 8h) [reset = 0h]	863
20.5.4	CAP2 Register (Offset = Ch) [reset = 0h]	864
20.5.5	CAP3 Register (Offset = 10h) [reset = 0h]	865
20.5.6	CAP4 Register (Offset = 14h) [reset = 0h]	866
20.5.7	ECCTL1 Register (Offset = 28h) [reset = 0h]	867
20.5.8	ECCTL2 Register (Offset = 2Ah) [reset = 2h]	869
20.5.9	ECEINT Register (Offset = 2Ch) [reset = 0h]	871
20.5.10	ECFLG Register (Offset = 2Eh) [reset = 0h]	872
20.5.11	ECCLR Register (Offset = 30h) [reset = 0h]	873
20.5.12	ECFRC Register (Offset = 32h) [reset = 0h]	874
20.6	Application of the ECAP Module	875
20.6.1	Example 1 - Absolute Time-Stamp Operation Rising Edge Trigger	876
20.6.2	Example 2 - Absolute Time-Stamp Operation Rising and Falling Edge Trigger	878
20.6.3	Example 3 - Time Difference (Delta) Operation Rising Edge Trigger	880
20.6.4	Example 4 - Time Difference (Delta) Operation Rising and Falling Edge Trigger	882
20.7	Application of the APWM Mode	884
20.7.1	Simple PWM Generation (Independent Channel/s)	884
21	Enhanced Quadrature Encoder Pulse (eQEP) Module	885
21.1	Introduction	886

21.2	Description	888
21.2.1	EQEP Inputs	888
21.2.2	Functional Description	889
21.2.3	eQEP Memory Map	890
21.3	Quadrature Decoder Unit (QDU)	891
21.3.1	Position Counter Input Modes	892
21.3.2	eQEP Input Polarity Selection	894
21.3.3	Position-Compare Sync Output	894
21.4	Position Counter and Control Unit (PCCU)	894
21.4.1	Position Counter Operating Modes	894
21.4.2	Position Counter Latch	897
21.4.3	Position Counter Initialization	899
21.4.4	eQEP Position-compare Unit	899
21.5	eQEP Edge Capture Unit	901
21.6	eQEP Watchdog	904
21.7	Unit Timer Base	904
21.8	eQEP Interrupt Structure	905
21.9	EQEP Registers	906
21.9.1	QPOSCNT Register (Offset = 0h) [reset = 0h]	907
21.9.2	QPOSINIT Register (Offset = 4h) [reset = 0h]	908
21.9.3	QPOSMAX Register (Offset = 8h) [reset = 0h]	909
21.9.4	QPOSCMP Register (Offset = Ch) [reset = 0h]	910
21.9.5	QPOSILAT Register (Offset = 10h) [reset = 0h]	911
21.9.6	QPOSSLAT Register (Offset = 14h) [reset = 0h]	912
21.9.7	QPOSLAT Register (Offset = 18h) [reset = 0h]	913
21.9.8	QUTMR Register (Offset = 1Ch) [reset = 0h]	914
21.9.9	QUPRD Register (Offset = 20h) [reset = 0h]	915
21.9.10	QWDTMR Register (Offset = 24h) [reset = 0h]	916
21.9.11	QWDPRD Register (Offset = 26h) [reset = 0h]	917
21.9.12	QDECCTL Register (Offset = 28h) [reset = 0h]	918
21.9.13	QEPCTL Register (Offset = 2Ah) [reset = 0h]	919
21.9.14	QCAPCTL Register (Offset = 2Ch) [reset = 0h]	921
21.9.15	QPOSCTL Register (Offset = 2Eh) [reset = 0h]	922
21.9.16	QEINT Register (Offset = 30h) [reset = 0h]	923
21.9.17	QFLG Register (Offset = 32h) [reset = 0h]	924
21.9.18	QCLR Register (Offset = 34h) [reset = 0h]	926
21.9.19	QFRC Register (Offset = 36h) [reset = 0h]	928
21.9.20	QEPSTS Register (Offset = 38h) [reset = 8Eh]	929
21.9.21	QCTMR Register (Offset = 3Ah) [reset = 0h]	930
21.9.22	QCPRD Register (Offset = 3Ch) [reset = 0h]	931
21.9.23	QCTMRLAT Register (Offset = 3Eh) [reset = 0h]	932
21.9.24	QCPRDLAT Register (Offset = 40h) [reset = 0h]	933
22	Analog To Digital Converter (ADC) Module	934
22.1	Overview	935
22.2	Introduction	936
22.2.1	Input Multiplexor	937
22.2.2	Self-Test and Calibration Cell	937
22.2.3	Analog-to-Digital Converter Core	937
22.2.4	Sequencer	938
22.2.5	Conversion Groups	938
22.3	Basic Features and Usage of the ADC	939
22.3.1	How to Select Between 12-bit and 10-bit Resolutions	939
22.3.2	How to Set Up the ADCLK Speed	939

22.3.3	How to Set Up the Input Channel Acquisition Time	939
22.3.4	How to Select an Input Channel for Conversion.....	939
22.3.5	How to Select Between Single Conversion Sequence or Continuous Conversions	940
22.3.6	How to Start a Conversion	940
22.3.7	How to Know When the Group Conversion is Completed	940
22.3.8	How Results are Stored in the Results' Memory	941
22.3.9	How to Read the Results from the Results' Memory	941
22.3.10	How to Stop a Conversion	945
22.3.11	Example Sequence for Basic Configuration of ADC Module	945
22.4	Advanced Conversion Group Configuration Options.....	946
22.4.1	Group Trigger Options	947
22.4.2	Analog Input Channel Selection Mode Options.....	947
22.4.3	Single or Continuous Conversion Modes.....	951
22.4.4	Conversion Group Freeze Capability	951
22.4.5	Conversion Group Memory Overrun Option	952
22.4.6	Response on Writing Non-Zero Value to Conversion Group's Channel Select Register	952
22.4.7	Conversion Result Size on Reading: 8-bit, 10-bit, or 12-bit.....	953
22.4.8	Option to Read Group Channel Id Along With Conversion Result	953
22.5	ADC Module Basic Interrupts	954
22.5.1	Group Conversion End Interrupt.....	954
22.5.2	Group Memory Threshold Interrupt	954
22.5.3	Group Memory Overrun Interrupt.....	954
22.6	ADC Module DMA Requests	955
22.6.1	DMA Request for Each Conversion Result Written to the Results' Memory.....	955
22.6.2	DMA Request for a Fixed Number of Conversion Results	955
22.7	ADC Magnitude Threshold Interrupts	956
22.7.1	Magnitude Threshold Interrupt Configuration	956
22.7.2	Magnitude Threshold Interrupt Comparison Mask Configuration	956
22.7.3	Magnitude Threshold Interrupt Enable / Disable Control.....	956
22.7.4	Magnitude Threshold Interrupt Flags.....	956
22.7.5	Magnitude Threshold Interrupt Offset Register	956
22.8	ADC Special Modes	957
22.8.1	ADC Error Calibration Mode	957
22.8.2	ADC Self-Test Mode	961
22.8.3	ADC Power-Down Mode.....	962
22.8.4	ADC Sample Capacitor Discharge Mode.....	963
22.9	ADC Results' RAM Special Features	964
22.9.1	ADC Results' RAM Auto-Initialization	964
22.9.2	ADC Results' RAM Test Mode.....	964
22.9.3	ADC Results' RAM Parity.....	964
22.10	ADEVT Pin General Purpose I/O Functionality.....	965
22.10.1	GPIO Functionality	965
22.10.2	Summary	966
22.11	ADC_CONTROL Registers	967
22.11.1	ADRSTCR Register (Offset = 0h) [reset = 0h]	970
22.11.2	ADOPMODECR Register (Offset = 4h) [reset = 00140000h]	971
22.11.3	ADCLOCKCR Register (Offset = 8h) [reset = 0h]	973
22.11.4	ADCALCR Register (Offset = Ch) [reset = 0h]	974
22.11.5	ADEVMODECR Register (Offset = 10h) [reset = 0h].....	976
22.11.6	ADG1MODECR Register (Offset = 14h) [reset = 0h].....	979
22.11.7	ADG2MODECR Register (Offset = 18h) [reset = 0h].....	982
22.11.8	ADEVSRG Register (Offset = 1Ch) [reset = 0h]	985
22.11.9	ADG1SRC Register (Offset = 20h) [reset = 0h].....	986

22.11.10	ADG2SRC Register (Offset = 24h) [reset = 0h]	987
22.11.11	ADEVINTENA Register (Offset = 28h) [reset = 0h]	988
22.11.12	ADG1INTENA Register (Offset = 2Ch) [reset = 0h]	989
22.11.13	ADG2INTENA Register (Offset = 30h) [reset = 0h]	990
22.11.14	ADEVINTFLG Register (Offset = 34h) [reset = 4h]	991
22.11.15	ADG1INTFLG Register (Offset = 38h) [reset = 4h]	992
22.11.16	ADG2INTFLG Register (Offset = 3Ch) [reset = 4h]	993
22.11.17	ADEVTHRINTCR Register (Offset = 40h) [reset = 0h]	994
22.11.18	ADG1THRINTCR Register (Offset = 44h) [reset = 0h]	995
22.11.19	ADG2THRINTCR Register (Offset = 48h) [reset = 0h]	996
22.11.20	ADEVDMACR Register (Offset = 4Ch) [reset = 0h]	997
22.11.21	ADG1DMACR Register (Offset = 50h) [reset = 0h]	999
22.11.22	ADG2DMACR Register (Offset = 54h) [reset = 0h]	1001
22.11.23	ADBNDCCR Register (Offset = 58h) [reset = 0h]	1003
22.11.24	ADBNDEND Register (Offset = 5Ch) [reset = 0h]	1004
22.11.25	ADEVSAMP Register (Offset = 60h) [reset = 0h]	1005
22.11.26	ADG1SAMP Register (Offset = 64h) [reset = 0h]	1006
22.11.27	ADG2SAMP Register (Offset = 68h) [reset = 0h]	1007
22.11.28	ADEVSR Register (Offset = 6Ch) [reset = 8h]	1008
22.11.29	ADG1SR Register (Offset = 70h) [reset = 8h]	1009
22.11.30	ADG2SR Register (Offset = 74h) [reset = 8h]	1010
22.11.31	ADEVSEL Register (Offset = 78h) [reset = 0h]	1011
22.11.32	ADG1SEL Register (Offset = 7Ch) [reset = 0h]	1012
22.11.33	ADG2SEL Register (Offset = 80h) [reset = 0h]	1013
22.11.34	ADCALR Register (Offset = 84h) [reset = 0h]	1014
22.11.35	ADSMSTATE Register (Offset = 88h) [reset = 0h]	1015
22.11.36	ADLASTCONV Register (Offset = 8Ch) [reset = X]	1016
22.11.37	ADEVBUFFER_0 to ADEVBUFFER_7 Register (Offset = 90h to ACh) [reset = 80000000h] ...	1017
22.11.38	ADG1BUFFER_0 to ADG1BUFFER_7 Register (Offset = B0h to CCh) [reset = X]	1019
22.11.39	ADG2BUFFER_0 to ADG2BUFFER_7 Register (Offset = D0h to ECh) [reset = X]	1021
22.11.40	ADEVEMUBUFFER Register (Offset = F0h) [reset = X]	1023
22.11.41	ADG1EMUBUFFER Register (Offset = F4h) [reset = X]	1025
22.11.42	ADG2EMUBUFFER Register (Offset = F8h) [reset = X]	1027
22.11.43	ADEVTDIR Register (Offset = FCh) [reset = 0h]	1029
22.11.44	ADEVTOUR Register (Offset = 100h) [reset = X]	1030
22.11.45	ADEVTDIN Register (Offset = 104h) [reset = X]	1031
22.11.46	ADEVTDSET Register (Offset = 108h) [reset = X]	1032
22.11.47	ADEVTDCLR Register (Offset = 10Ch) [reset = X]	1033
22.11.48	ADEVTDPR Register (Offset = 110h) [reset = 0h]	1034
22.11.49	ADEVTDPRDIS Register (Offset = 114h) [reset = 0h]	1035
22.11.50	ADEVTDSEL Register (Offset = 118h) [reset = 0h]	1036
22.11.51	ADEVSDAMPDIS Register (Offset = 11Ch) [reset = 0h]	1037
22.11.52	ADG1SAMPDIS Register (Offset = 120h) [reset = 0h]	1038
22.11.53	ADG2SAMPDIS Register (Offset = 124h) [reset = 0h]	1039
22.11.54	ADMAGINT1CR Register (Offset = 128h) [reset = 0h]	1040
22.11.55	ADMAGINT1MASK Register (Offset = 12Ch) [reset = 0h]	1042
22.11.56	ADMAGINT2CR Register (Offset = 130h) [reset = 0h]	1043
22.11.57	ADMAGINT2MASK Register (Offset = 134h) [reset = 0h]	1045
22.11.58	ADMAGINT3CR Register (Offset = 138h) [reset = 0h]	1046
22.11.59	ADMAGINT3MASK Register (Offset = 13Ch) [reset = 0h]	1048
22.11.60	ADMAGINTENASET Register (Offset = 158h) [reset = 0h]	1049
22.11.61	ADMAGINTENACLR Register (Offset = 15Ch) [reset = 0h]	1050
22.11.62	ADMAGINTFLG Register (Offset = 160h) [reset = 0h]	1051

22.11.63	ADMAGINTOFF Register (Offset = 164h) [reset = 0h]	1052
22.11.64	ADEVFIFORESETCR Register (Offset = 168h) [reset = 0h]	1053
22.11.65	ADG1FIFORESETCR Register (Offset = 16Ch) [reset = 0h]	1054
22.11.66	ADG2FIFORESETCR Register (Offset = 170h) [reset = 0h]	1055
22.11.67	ADEVWRAMWRADDR Register (Offset = 174h) [reset = 0h]	1056
22.11.68	ADG1WRAMWRADDR Register (Offset = 178h) [reset = 0h]	1057
22.11.69	ADG2WRAMWRADDR Register (Offset = 17Ch) [reset = 0h]	1058
22.11.70	ADPARCR Register (Offset = 180h) [reset = 5h]	1059
22.11.71	ADPARADDR Register (Offset = 184h) [reset = X]	1060
22.11.72	ADPWRUPDLYCTRL Register (Offset = 188h) [reset = 0h]	1061
22.11.73	ADEVCHNSELMODECTRL Register (Offset = 190h) [reset = 5h]	1062
22.11.74	ADG1CHNSELMODECTRL Register (Offset = 194h) [reset = 5h]	1063
22.11.75	ADG2CHNSELMODECTRL Register (Offset = 198h) [reset = 5h]	1064
22.11.76	ADEVCURRCOUNT Register (Offset = 19Ch) [reset = 0h]	1065
22.11.77	ADEVMAXCOUNT Register (Offset = 1A0h) [reset = 0h]	1066
22.11.78	ADG1CURRCOUNT Register (Offset = 1A4h) [reset = 0h]	1067
22.11.79	ADG1MAXCOUNT Register (Offset = 1A8h) [reset = 0h]	1068
22.11.80	ADG2CURRCOUNT Register (Offset = 1ACh) [reset = 0h]	1069
22.11.81	ADG2MAXCOUNT Register (Offset = 1B0h) [reset = 0h]	1070
23	High-End Timer (N2HET) Module	1071
23.1	Overview	1072
23.1.1	Features	1072
23.1.2	Major Advantages	1072
23.1.3	Block Diagram	1073
23.1.4	Timer Module Structure and Execution	1074
23.1.5	Performance	1075
23.1.6	N2HET Compared to NHET	1075
23.1.7	NHET and N2HET Compared to HET	1075
23.1.8	Instructions Features	1076
23.1.9	Program Usage	1076
23.2	N2HET Functional Description	1076
23.2.1	Specialized Timer Micromachine	1076
23.2.2	N2HET RAM Organization	1081
23.2.3	Time Base	1084
23.2.4	Host Interface	1087
23.2.5	I/O Control	1088
23.2.6	Suppression Filters	1104
23.2.7	Interrupts and Exceptions	1105
23.2.8	Hardware Priority Scheme	1106
23.2.9	N2HET Requests to DMA and HTU	1108
23.3	Angle Functions	1108
23.3.1	Software Angle Generator	1108
23.3.2	Hardware Angle Generator (HWAG)	1113
23.4	N2HET Control Registers	1135
23.4.1	Global Configuration Register (HETGCR)	1136
23.4.2	Prescale Factor Register (HETPFR)	1138
23.4.3	N2HET Current Address Register (HETADDR)	1139
23.4.4	Offset Index Priority Level 1 Register (HETOFF1)	1139
23.4.5	Offset Index Priority Level 2 Register (HETOFF2)	1140
23.4.6	Interrupt Enable Set Register (HETINTENAS)	1141
23.4.7	Interrupt Enable Clear Register (HETINTENAC)	1141
23.4.8	Exception Control Register 1 (HETEXC1)	1142
23.4.9	Exception Control Register 2 (HETEXC2)	1143

23.4.10	Interrupt Priority Register (HETPRY).....	1144
23.4.11	Interrupt Flag Register (HETFLG)	1144
23.4.12	AND Share Control Register (HETAND)	1145
23.4.13	HR Share Control Register (HETHRSH)	1146
23.4.14	XOR Share Control Register (HETXOR)	1147
23.4.15	Request Enable Set Register (HETREQENS)	1148
23.4.16	Request Enable Clear Register (HETREQENC)	1148
23.4.17	Request Destination Select Register (HETREQDS)	1149
23.4.18	NHET Direction Register (HETDIR)	1150
23.4.19	N2HET Data Input Register (HETDIN).....	1151
23.4.20	N2HET Data Output Register (HETDOUT)	1151
23.4.21	NHET Data Set Register (HETDSET)	1152
23.4.22	N2HET Data Clear Register (HETDCLR)	1152
23.4.23	N2HET Open Drain Register (HETPDR)	1153
23.4.24	N2HET Pull Disable Register (HETPULDIS).....	1153
23.4.25	N2HET Pull Select Register (HETPSL).....	1154
23.4.26	Parity Control Register (HETPCR)	1155
23.4.27	Parity Address Register (HETPAR)	1156
23.4.28	Parity Pin Register (HETPPR)	1157
23.4.29	Suppression Filter Preload Register (HETSFPRLD).....	1158
23.4.30	Suppression Filter Enable Register (HETSFENA)	1158
23.4.31	Loop Back Pair Select Register (HETLBPSEL)	1159
23.4.32	Loop Back Pair Direction Register (HETLBPDIR).....	1160
23.4.33	N2HET Pin Disable Register (HETPINDIS)	1161
23.5	HWAG Registers	1162
23.5.1	HWAG Pin Select Register (HWAPINSEL)	1163
23.5.2	HWAG Global Control Register 0 (HWAGCR0).....	1164
23.5.3	HWAG Global Control Register 1 (HWAGCR1).....	1164
23.5.4	HWAG Global Control Register 2 (HWAGCR2).....	1165
23.5.5	HWAG Interrupt Enable Set Register (HWAENASET)	1166
23.5.6	HWAG Interrupt Enable Clear Register (HWAENACLR)	1167
23.5.7	HWAG Interrupt Level Set Register (HWALVLSET).....	1168
23.5.8	HWAG Interrupt Level Clear Register (HWALVLCLR)	1168
23.5.9	HWAG Interrupt Flag Register (HWAFLG)	1169
23.5.10	HWAG Interrupt Offset Register 0 (HWAOFF0)	1170
23.5.11	HWAG Interrupt Offset Register 1 (HWAOFF1)	1171
23.5.12	HWAG Angle Value Register (HWAACNT)	1172
23.5.13	HWAG Previous Tooth Period Value Register (HWAPCNT1)	1173
23.5.14	HWAG Current Tooth Period Value Register (HWAPCNT)	1173
23.5.15	HWAG Step Width Register (HWASTWD)	1174
23.5.16	HWAG Teeth Number Register (HWATHNB).....	1175
23.5.17	HWAG Current Teeth Number Register (HWATHVL)	1175
23.5.18	HWAG Filter Register (HWAFIL)	1176
23.5.19	HWAG Filter Register 2 (HWAFIL2).....	1176
23.5.20	HWAG Angle Increment Register (HWAANGI)	1177
23.6	Instruction Set	1178
23.6.1	Instruction Summary	1178
23.6.2	Abbreviations, Encoding Formats and Bits	1180
23.6.3	Instruction Description	1183
24	High-End Timer Transfer Unit (HTU) Module.....	1249
24.1	Overview.....	1250
24.1.1	Features	1250
24.2	Module Operation	1251

24.2.1	Data Transfers between Main RAM and N2HET RAM.....	1253
24.2.2	Arbitration of HTU Elements and Frames.....	1257
24.2.3	Conditions for Frame Transfer Interruption	1258
24.2.4	HTU Overload and Request Lost Detection	1258
24.2.5	Memory Protection	1261
24.2.6	Control Packet RAM Parity Checking	1261
24.3	Use Cases.....	1263
24.3.1	Example: Single Element Transfer with One Trigger Request.....	1263
24.3.2	Example: Multiple Element Transfer with One Trigger Request	1263
24.3.3	Example: 64-Bit-Transfer of Control Field and Data Fields.....	1265
24.4	HTU Control Registers.....	1266
24.4.1	Global Control Register (HTU GC).....	1267
24.4.2	Control Packet Enable Register (HTU CPENA).....	1268
24.4.3	Control Packet (CP) Busy Register 0 (HTU BUSY0)	1269
24.4.4	Control Packet (CP) Busy Register 1 (HTU BUSY1)	1270
24.4.5	Control Packet (CP) Busy Register 2 (HTU BUSY2)	1270
24.4.6	Control Packet (CP) Busy Register 3 (HTU BUSY3)	1271
24.4.7	Active Control Packet and Error Register (HTU ACPE).....	1271
24.4.8	Request Lost and Bus Error Control Register (HTU RLBECTRL).....	1273
24.4.9	Buffer Full Interrupt Enable Set Register (HTU BFINTS)	1274
24.4.10	Buffer Full Interrupt Enable Clear Register (HTU BFINTC)	1274
24.4.11	Interrupt Mapping Register (HTU INTMAP)	1275
24.4.12	Interrupt Offset Register 0 (HTU INTOFF0).....	1276
24.4.13	Interrupt Offset Register 1 (HTU INTOFF1).....	1277
24.4.14	Buffer Initialization Mode Register (HTU BIM)	1278
24.4.15	Request Lost Flag Register (HTU RLOSTFL)	1280
24.4.16	Buffer Full Interrupt Flag Register (HTU BFINTFL)	1280
24.4.17	BER Interrupt Flag Register (HTU BERINTFL)	1281
24.4.18	Memory Protection 1 Start Address Register (HTU MP1S).....	1282
24.4.19	Memory Protection 1 End Address Register (HTU MP1E).....	1282
24.4.20	Debug Control Register (HTU DCTRL)	1283
24.4.21	Watch Point Register (HTU WPR)	1284
24.4.22	Watch Mask Register (HTU WMR).....	1284
24.4.23	Module Identification Register (HTU ID)	1285
24.4.24	Parity Control Register (HTU PCR)	1286
24.4.25	Parity Address Register (HTU PAR)	1287
24.4.26	Memory Protection Control and Status Register (HTU MPCS).....	1288
24.4.27	Memory Protection Start Address Register 0 (HTU MP0S).....	1291
24.4.28	Memory Protection End Address Register (HTU MP0E)	1291
24.5	Double Control Packet Configuration Memory	1292
24.5.1	Initial Full Address A Register (HTU IFADDRA)	1293
24.5.2	Initial Full Address B Register (HTU IFADDRB)	1293
24.5.3	Initial N2HET Address and Control Register (HTU IHADDRCT)	1294
24.5.4	Initial Transfer Count Register (HTU ITCOUNT).....	1295
24.5.5	Current Full Address A Register (HTU CFADDRA)	1296
24.5.6	Current Full Address B Register (HTU CFADDRB)	1297
24.5.7	Current Frame Count Register (HTU CFCOUNT)	1298
24.6	Examples.....	1299
24.6.1	Application Examples for Setting the Transfer Modes of CP A and B of a DCP	1299
24.6.2	Software Example Sequence Assuming Circular Mode for Both CP A and B	1299
24.6.3	Example of an Interrupt Dispatch Flow for a Request Lost Interrupt.....	1300
25	General-Purpose Input/Output (GPIO) Module	1301
25.1	Overview.....	1302

25.2	Quick Start Guide	1303
25.3	Functional Description of GIO Module.....	1305
25.3.1	I/O Functions.....	1305
25.3.2	Interrupt Function	1306
25.3.3	GIO Block Diagram	1306
25.4	Device Modes of Operation	1308
25.4.1	Emulation Mode	1308
25.4.2	Power-Down Mode (Low-Power Mode)	1308
25.5	GIO Control Registers	1309
25.5.1	GIO Global Control Register (GIOGCR0)	1310
25.5.2	GIO Interrupt Detect Register (GIOINTDET)	1311
25.5.3	GIO Interrupt Polarity Register (GIOPOL)	1312
25.5.4	GIO Interrupt Enable Registers (GIOENASET and GIOENACLR)	1313
25.5.5	GIO Interrupt Priority Registers (GIOLVLSET and GIOLVLCLR)	1315
25.5.6	GIO Interrupt Flag Register (GIOFLG)	1318
25.5.7	GIO Offset Register 1 (GIOOFF1)	1319
25.5.8	GIO Offset B Register (GIOOFF2)	1320
25.5.9	GIO Emulation A Register (GIOEMU1)	1321
25.5.10	GIO Emulation B Register (GIOEMU2)	1322
25.5.11	GIO Data Direction Registers (GIODIR[A-B])	1323
25.5.12	GIO Data Input Registers (GIODIN[A-B])	1323
25.5.13	GIO Data Output Registers (GIODOUT[A-B])	1324
25.5.14	GIO Data Set Registers (GIODSET[A-B])	1324
25.5.15	GIO Data Clear Registers (GIODCLR[A-B])	1325
25.5.16	GIO Open Drain Registers (GIOPDR[A-B])	1325
25.5.17	GIO Pull Disable Registers (GIOPULDIS[A-B])	1326
25.5.18	GIO Pull Select Registers (GIOPSL[A-B])	1326
25.6	I/O Control Summary	1327
26	Controller Area Network (DCAN) Module.....	1328
26.1	Overview.....	1329
26.1.1	Features	1329
26.1.2	Functional Description	1329
26.2	CAN Blocks	1330
26.2.1	CAN Core	1330
26.2.2	Message RAM	1330
26.2.3	Message Handler	1330
26.2.4	Message RAM Interface.....	1331
26.2.5	Register and Message Object Access	1331
26.2.6	Dual Clock Source	1331
26.3	CAN Bit Timing	1332
26.3.1	Bit Time and Bit Rate	1332
26.3.2	DCAN Bit Timing Registers	1334
26.4	CAN Module Configuration.....	1336
26.4.1	DCAN RAM Initialization through Hardware	1336
26.4.2	CAN Module Initialization	1336
26.5	Message RAM	1338
26.5.1	Structure of Message Objects	1338
26.5.2	Addressing Message Objects in RAM	1340
26.5.3	Message RAM Representation in Debug/Suspend Mode	1341
26.5.4	Message RAM Representation in Direct Access Mode	1341
26.6	Message Interface Register Sets	1342
26.6.1	Message Interface Register Sets 1 and 2	1342
26.6.2	Using Message Interface Register Sets 1 and 2.....	1343

26.6.3	Message Interface Register 3	1344
26.7	Message Object Configurations	1345
26.7.1	Configuration of a Transmit Object for Data Frames	1345
26.7.2	Configuration of a Transmit Object for Remote Frames	1345
26.7.3	Configuration of a Single Receive Object for Data Frames	1345
26.7.4	Configuration of a Single Receive Object for Remote Frames.....	1346
26.7.5	Configuration of a FIFO Buffer	1346
26.7.6	Reconfiguration of Message Objects for the Reception of Frames.....	1346
26.7.7	Reconfiguration of Message Objects for the Transmission of Frames.....	1346
26.8	Message Handling	1347
26.8.1	Message Handler Overview	1347
26.8.2	Receive/Transmit Priority.....	1347
26.8.3	Transmission of Messages in Event Driven CAN Communication	1348
26.8.4	Updating a Transmit Object.....	1348
26.8.5	Changing a Transmit Object.....	1348
26.8.6	Acceptance Filtering of Received Messages	1349
26.8.7	Reception of Data Frames	1349
26.8.8	Reception of Remote Frames	1349
26.8.9	Reading Received Messages	1349
26.8.10	Requesting New Data for a Receive Object.....	1350
26.8.11	Storing Received Messages in FIFO Buffers	1350
26.8.12	Reading from a FIFO Buffer	1350
26.9	CAN Message Transfer	1352
26.9.1	Automatic Retransmission	1352
26.9.2	Auto-Bus-On	1353
26.10	Interrupt Functionality	1353
26.10.1	Message Object Interrupts	1353
26.10.2	Status Change Interrupts	1354
26.10.3	Error Interrupts	1354
26.11	Global Power-Down Mode	1355
26.11.1	Entering Global Power-Down Mode.....	1355
26.11.2	Wakeup From Global Power-Down Mode.....	1355
26.12	Local Power-Down Mode	1356
26.12.1	Entering Local Power-Down Mode	1356
26.12.2	Wakeup From Local Power-Down Mode	1356
26.13	GIO Support	1357
26.14	Test Modes	1358
26.14.1	Silent Mode	1358
26.14.2	Loop Back Mode	1359
26.14.3	External Loop Back Mode	1360
26.14.4	Loop Back Combined with Silent Mode.....	1361
26.14.5	Software Control of CAN_TX Pin.....	1361
26.15	Parity Check Mechanism	1362
26.15.1	Behavior on Parity Error	1362
26.15.2	Parity Testing.....	1362
26.16	Debug/Suspend Mode.....	1363
26.17	DCAN Control Registers	1363
26.17.1	CAN Control Register (DCAN CTL)	1365
26.17.2	Error and Status Register (DCAN ES).....	1367
26.17.3	Error Counter Register (DCAN ERRC)	1369
26.17.4	Bit Timing Register (DCAN BTR).....	1370
26.17.5	Interrupt Register (DCAN INT)	1371
26.17.6	Test Register (DCAN TEST)	1372

26.17.7	Parity Error Code Register (DCAN PERR)	1373
26.17.8	Core Release Register (DCAN REL)	1373
26.17.9	Auto-Bus-On Time Register (DCAN ABOTR).....	1374
26.17.10	Transmission Request X Register (DCAN TXRQ X)	1374
26.17.11	Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78)	1375
26.17.12	New Data X Register (DCAN NWDAT X).....	1376
26.17.13	New Data Registers (DCAN NWDAT12 to DCAN NWDAT78)	1377
26.17.14	Interrupt Pending X Register (DCAN INTPND X).....	1378
26.17.15	Interrupt Pending Registers (DCAN INTPND12 to DCAN INTPND78)	1379
26.17.16	Message Valid X Register (DCAN MSGVAL X).....	1380
26.17.17	Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78)	1381
26.17.18	Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78).....	1382
26.17.19	IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD).....	1383
26.17.20	IF1/IF2 Mask Registers (DCAN IF1MSK, DCAN IF2MSK)	1386
26.17.21	IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB)	1387
26.17.22	IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL)	1388
26.17.23	IF1/IF2 Data A and Data B Registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB)	1390
26.17.24	IF3 Observation Register (DCAN IF3OBS)	1391
26.17.25	IF3 Mask Register (DCAN IF3MSK)	1393
26.17.26	IF3 Arbitration Register (DCAN IF3ARB)	1394
26.17.27	IF3 Message Control Register (DCAN IF3MCTL)	1395
26.17.28	IF3 Data A and Data B Registers (DCAN IF3DATA/DATB)	1396
26.17.29	IF3 Update Enable Registers (DCAN IF3UPD12 to IF3UPD78).....	1397
26.17.30	CAN TX IO Control Register (DCAN TIOC)	1398
26.17.31	CAN RX IO Control Register (DCAN RIOC).....	1399
27	Multi-Buffered Serial Peripheral Interface Module (MibSPI) with Parallel Pin Option (MibSPIP) .	1401
27.1	Overview.....	1402
27.1.1	Word Format Options	1402
27.1.2	Multi-buffering (Mib) Support	1402
27.1.3	Transmission Lock (Multi-Buffer Mode Master Only)	1403
27.2	Operating Modes	1403
27.2.1	Pin Configurations.....	1404
27.2.2	Data Handling.....	1404
27.2.3	Operation with $\overline{\text{SPICS}}$	1407
27.2.4	Operation with $\overline{\text{SPIENA}}$	1408
27.2.5	Five-Pin Operation (Hardware Handshaking)	1409
27.2.6	Data Formats	1410
27.2.7	Clocking Modes	1411
27.2.8	Data Transfer Example	1413
27.2.9	Decoded and Encoded Chip Select (Master Only)	1414
27.2.10	Variable Chip Select Setup and Hold Timing (Master Only)	1414
27.2.11	Hold Chip-Select Active.....	1414
27.2.12	Detection of Slave Desynchronization (Master Only)	1415
27.2.13	ENA Signal Time-Out (Master Only)	1416
27.2.14	Data-Length Error.....	1416
27.2.15	Parallel Mode (Multiple SIMO/SOMI Support, not available on all devices)	1416
27.2.16	Continuous Self-Test (Master/Slave).....	1424
27.2.17	Half Duplex Mode.....	1424
27.3	Test Features	1424
27.3.1	Internal Loop-Back Test Mode (Master Only)	1424
27.3.2	Input/Output Loopback Test Mode.....	1425
27.4	General-Purpose I/O	1426
27.5	Low-Power Mode.....	1426

27.6	Interrupts	1427
27.6.1	Interrupts in Multi-Buffer Mode	1427
27.7	DMA Interface	1429
27.7.1	DMA in Multi-Buffer Mode.....	1429
27.8	Module Configuration	1430
27.8.1	Compatibility (SPI) Mode Configuration	1430
27.8.2	MibSPI Mode Configuration.....	1431
27.9	Control Registers	1432
27.9.1	SPI Global Control Register 0 (SPIGCR0).....	1433
27.9.2	SPI Global Control Register 1 (SPIGCR1).....	1434
27.9.3	SPI Interrupt Register (SPIINT0)	1435
27.9.4	SPI Interrupt Level Register (SPIILVL).....	1437
27.9.5	SPI Flag Register (SPIFLG)	1438
27.9.6	SPI Pin Control Register 0 (SPIPC0).....	1441
27.9.7	SPI Pin Control Register 1 (SPIPC1).....	1442
27.9.8	SPI Pin Control Register 2 (SPIPC2).....	1444
27.9.9	SPI Pin Control Register 3 (SPIPC3).....	1445
27.9.10	SPI Pin Control Register 4 (SPIPC4)	1446
27.9.11	SPI Pin Control Register 5 (SPIPC5)	1448
27.9.12	SPI Pin Control Register 6 (SPIPC6)	1449
27.9.13	SPI Pin Control Register 7 (SPIPC7)	1451
27.9.14	SPI Pin Control Register 8 (SPIPC8)	1452
27.9.15	SPI Transmit Data Register 0 (SPIDAT0)	1453
27.9.16	SPI Transmit Data Register 1 (SPIDAT1)	1455
27.9.17	SPI Receive Buffer Register (SPIBUF)	1458
27.9.18	SPI Emulation Register (SPIEMU)	1460
27.9.19	SPI Delay Register (SPIDELAY)	1460
27.9.20	SPI Default Chip Select Register (SPIDEF).....	1463
27.9.21	SPI Data Format Registers (SPIFMT)	1464
27.9.22	Interrupt Vector 0 (INTVECT0).....	1466
27.9.23	Interrupt Vector 1 (INTVECT1).....	1467
27.9.24	SPI Pin Control Register 9 (SPIPC9)	1469
27.9.25	Parallel/Modulo Mode Control Register (SPIPMCTRL).....	1470
27.9.26	Multi-buffer Mode Enable Register (MIBSPIE).....	1473
27.9.27	TG Interrupt Enable Set Register (TGITENST).....	1474
27.9.28	TG Interrupt Enable Clear Register (TGITENCR)	1475
27.9.29	Transfer Group Interrupt Level Set Register (TGITLVST).....	1476
27.9.30	Transfer Group Interrupt Level Clear Register (TGITLVCR).....	1477
27.9.31	Transfer Group Interrupt Flag Register (TGINTFLG)	1478
27.9.32	Tick Count Register (TICKCNT)	1479
27.9.33	Last TG End Pointer (LTGPEND)	1480
27.9.34	TGx Control Registers (TGxCTRL).....	1481
27.9.35	DMA Channel Control Register (DMAxCTRL)	1484
27.9.36	DMAxCOUNT Register (ICOUNT)	1486
27.9.37	DMA Large Count (DMACNTLEN)	1487
27.9.38	Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL)	1487
27.9.39	Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT)	1488
27.9.40	RXRAM Uncorrectable Parity Error Address Register (UERRADDR1)	1489
27.9.41	TXRAM Uncorrectable Parity Error Address Register (UERRADDR0).....	1490
27.9.42	RXRAM Overrun Buffer Address Register (RXOVRN_BUF_ADDR)	1491
27.9.43	I/O-Loopback Test Control Register (IOLPBKTSTCR)	1492
27.9.44	SPI Extended Prescale Register 1 (EXTENDED_PRESCALE1 for SPIFMT0 and SPIFMT1)....	1494
27.9.45	SPI Extended Prescale Register 2 (EXTENDED_PRESCALE2 for SPIFMT2 and SPIFMT3)....	1496

27.10	Multi-Buffer RAM	1498
27.10.1	Multi-Buffer RAM Auto Initialization	1499
27.10.2	Multi-Buffer RAM Register Summary	1499
27.10.3	Multi-Buffer RAM Transmit Data Register (TXRAM)	1500
27.10.4	Multi-Buffer RAM Receive Buffer Register (RXRAM)	1503
27.11	Parity Memory	1505
27.11.1	Example of Parity Memory Organization	1507
27.12	MibSPI Pin Timing Parameters	1508
27.12.1	Master Mode Timings for SPI/MibSPI	1508
27.12.2	Slave Mode Timings for SPI/MibSPI	1510
27.12.3	Master Mode Timing Parameter Details	1511
27.12.4	Slave Mode Timing Parameter Details	1511
28	Serial Communication Interface (SCI)/ Local Interconnect Network (LIN) Module	1512
28.1	Introduction and Features	1513
28.1.1	SCI Features	1513
28.1.2	LIN Features	1514
28.1.3	Block Diagram	1515
28.2	SCI Communication Formats	1518
28.2.1	SCI Frame Formats	1518
28.2.2	SCI Timing Mode	1519
28.2.3	SCI Baud Rate	1519
28.2.4	SCI Multiprocessor Communication Modes	1522
28.2.5	SCI Multi-Buffered Mode	1524
28.3	SCI Interrupts	1526
28.3.1	Transmit Interrupt	1527
28.3.2	Receive Interrupt	1527
28.3.3	WakeUp Interrupt	1527
28.3.4	Error Interrupts	1528
28.4	SCI DMA Interface	1529
28.4.1	Receive DMA Requests	1529
28.4.2	Transmit DMA Requests	1529
28.5	SCI Configurations	1530
28.5.1	Receiving Data	1530
28.5.2	Transmitting Data	1531
28.6	SCI Low-Power Mode	1532
28.6.1	Sleep Mode for Multiprocessor Communication	1532
28.7	LIN Communication Formats	1533
28.7.1	LIN Standards	1533
28.7.2	Message Frame	1534
28.7.3	Synchronizer	1536
28.7.4	Baud Rate	1536
28.7.5	Header Generation	1538
28.7.6	Extended Frames Handling	1542
28.7.7	Timeout Control	1543
28.7.8	TXRX Error Detector (TED)	1544
28.7.9	Message Filtering and Validation	1547
28.7.10	Receive Buffers	1549
28.7.11	Transmit Buffers	1550
28.8	LIN Interrupts	1551
28.9	LIN DMA Interface	1551
28.9.1	LIN Receive DMA Requests	1551
28.9.2	LIN Transmit DMA Requests	1551
28.10	LIN Configurations	1552

28.10.1	Receiving Data	1552
28.10.2	Transmitting Data	1553
28.11	Low-Power Mode	1554
28.11.1	Entering Sleep Mode	1554
28.11.2	Wakeup	1555
28.11.3	Wakeup Timeouts	1556
28.12	Emulation Mode	1556
28.13	SCI/LIN Control Registers	1557
28.13.1	SCI Global Control Register 0 (SCIGCR0)	1558
28.13.2	SCI Global Control Register 1 (SCIGCR1)	1559
28.13.3	SCI Global Control Register 2 (SCIGCR2)	1563
28.13.4	SCI Set Interrupt Register (SCISSETINT)	1565
28.13.5	SCI Clear Interrupt Register (SCICLEARINT)	1568
28.13.6	SCI Set Interrupt Level Register (SCISSETINTLVL)	1572
28.13.7	SCI Clear Interrupt Level Register (SCICLEARINTLVL)	1575
28.13.8	SCI Flags Register (SCIFLR)	1578
28.13.9	SCI Interrupt Vector Offset 0 (SCIINTVECT0)	1585
28.13.10	SCI Interrupt Vector Offset 1 (SCIINTVECT1)	1585
28.13.11	SCI Format Control Register (SCIFORMAT)	1586
28.13.12	Baud Rate Selection Register (BRS)	1587
28.13.13	SCI Data Buffers (SCIED, SCIRD, SCITD)	1588
28.13.14	SCI Pin I/O Control Register 0 (SCIPIO0)	1590
28.13.15	SCI Pin I/O Control Register 1 (SCIPIO1)	1591
28.13.16	SCI Pin I/O Control Register 2 (SCIPIO2)	1592
28.13.17	SCI Pin I/O Control Register 3 (SCIPIO3)	1593
28.13.18	SCI Pin I/O Control Register 4 (SCIPIO4)	1594
28.13.19	SCI Pin I/O Control Register 5 (SCIPIO5)	1595
28.13.20	SCI Pin I/O Control Register 6 (SCIPIO6)	1596
28.13.21	SCI Pin I/O Control Register 7 (SCIPIO7)	1597
28.13.22	SCI Pin I/O Control Register 8 (SCIPIO8)	1597
28.13.23	LIN Compare Register (LINCOMPARE)	1598
28.13.24	LIN Receive Buffer 0 Register (LINRD0)	1599
28.13.25	LIN Receive Buffer 1 Register (LINRD1)	1599
28.13.26	LIN Mask Register (LINMASK)	1600
28.13.27	LIN Identification Register (LINID)	1601
28.13.28	LIN Transmit Buffer 0 Register (LINTD0)	1602
28.13.29	LIN Transmit Buffer 1 Register (LINTD1)	1602
28.13.30	Maximum Baud Rate Selection Register (MBRS)	1603
28.13.31	Input/Output Error Enable (IODFTCTRL) Register	1604
28.14	GPIO Functionality	1606
28.14.1	GPIO Functionality	1606
28.14.2	Under Reset	1606
28.14.3	Out of Reset	1607
28.14.4	Open-Drain Feature Enabled on a Pin	1607
28.14.5	Summary	1607
29	Serial Communication Interface (SCI) Module	1608
29.1	Introduction	1609
29.1.1	SCI Features	1609
29.1.2	Block Diagram	1609
29.2	SCI Communication Formats	1611
29.2.1	SCI Frame Formats	1611
29.2.2	SCI Timing Mode	1611
29.2.3	SCI Baud Rate	1613

29.2.4	SCI Multiprocessor Communication Modes	1613
29.3	SCI Interrupts	1616
29.3.1	Transmit Interrupt	1617
29.3.2	Receive Interrupt	1617
29.3.3	WakeUp Interrupt	1617
29.3.4	Error Interrupts	1618
29.4	SCI DMA Interface	1619
29.4.1	Receive DMA Requests	1619
29.4.2	Transmit DMA Requests	1619
29.5	SCI Configurations	1620
29.5.1	Receiving Data	1620
29.5.2	Transmitting Data	1621
29.6	SCI Low-Power Mode	1621
29.6.1	Sleep Mode for Multiprocessor Communication	1622
29.7	SCI Control Registers	1623
29.7.1	SCI Global Control Register 0 (SCIGCR0)	1624
29.7.2	SCI Global Control Register 1 (SCIGCR1)	1625
29.7.3	SCI Set Interrupt Register (SCISSETINT)	1628
29.7.4	SCI Clear Interrupt Register (SCICLEARINT)	1630
29.7.5	SCI Set Interrupt Level Register (SCISSETINTLVL)	1632
29.7.6	SCI Clear Interrupt Level Register (SCICLEARINTLVL)	1633
29.7.7	SCI Flags Register (SCIFLR)	1635
29.7.8	SCI Interrupt Vector Offset 0 (SCIINTVECT0)	1639
29.7.9	SCI Interrupt Vector Offset 1 (SCIINTVECT1)	1639
29.7.10	SCI Format Control Register (SCIFORMAT)	1640
29.7.11	Baud Rate Selection Register (BRS)	1641
29.7.12	SCI Data Buffers (SCIED, SCIRD, SCITD)	1642
29.7.13	SCI Pin I/O Control Register 0 (SCIPIO0)	1643
29.7.14	SCI Pin I/O Control Register 1 (SCIPIO1)	1644
29.7.15	SCI Pin I/O Control Register 2 (SCIPIO2)	1645
29.7.16	SCI Pin I/O Control Register 3 (SCIPIO3)	1646
29.7.17	SCI Pin I/O Control Register 4 (SCIPIO4)	1647
29.7.18	SCI Pin I/O Control Register 5 (SCIPIO5)	1648
29.7.19	SCI Pin I/O Control Register 6 (SCIPIO6)	1649
29.7.20	SCI Pin I/O Control Register 7 (SCIPIO7)	1650
29.7.21	SCI Pin I/O Control Register 8 (SCIPIO8)	1650
29.7.22	Input/Output Error Enable (IODFTCTRL) Register	1651
29.8	GPIO Functionality	1653
29.8.1	GPIO Functionality	1653
29.8.2	Under Reset	1653
29.8.3	Out of Reset	1654
29.8.4	Open-Drain Feature Enabled on a Pin	1654
29.8.5	Summary	1654
30	Inter-Integrated Circuit (I2C) Module	1655
30.1	Overview	1656
30.1.1	Introduction to the I2C Module	1656
30.1.2	Functional Overview	1657
30.1.3	Clock Generation	1659
30.2	I2C Module Operation	1660
30.2.1	Input and Output Voltage Levels	1660
30.2.2	I2C Module Reset Conditions	1660
30.2.3	I2C Module Data Validity	1660
30.2.4	I2C Module Start and Stop Conditions	1661

30.2.5	Serial Data Formats	1661
30.2.6	NACK Bit Generation	1663
30.3	I2C Operation Modes	1664
30.3.1	Master Transmitter Mode	1664
30.3.2	Master Receiver Mode	1664
30.3.3	Slave Transmitter Mode	1664
30.3.4	Slave Receiver Mode	1664
30.3.5	Low Power Mode	1665
30.3.6	Free Run Mode	1665
30.3.7	Ignore NACK Mode	1665
30.4	I2C Module Integrity	1666
30.4.1	Arbitration	1666
30.4.2	I2C Clock Generation and Synchronization	1667
30.4.3	Prescaler	1667
30.4.4	Noise Filter	1667
30.5	Operational Information	1668
30.5.1	I2C Module Interrupts	1668
30.5.2	DMA Controller Events	1669
30.5.3	I2C Enable/Disable	1669
30.5.4	General Purpose I/O	1669
30.5.5	Pull Up/Pull Down Function	1670
30.5.6	Open Drain Function	1670
30.6	I2C Control Registers	1671
30.6.1	I2C Own Address Manager (I2COAR)	1672
30.6.2	I2C Interrupt Mask Register (I2CIMR)	1673
30.6.3	I2C Status Register (I2CSTR)	1674
30.6.4	I2C Clock Divider Low Register (I2CCKL)	1677
30.6.5	I2C Clock Control High Register (I2CCKH)	1677
30.6.6	I2C Data Count Register (I2CCNT)	1678
30.6.7	I2C Data Receive Register (I2CDRR)	1678
30.6.8	I2C Slave Address Register (I2CSAR)	1679
30.6.9	I2C Data Transmit Register (I2CDXR)	1679
30.6.10	I2C Mode Register (I2CMDR)	1680
30.6.11	I2C Interrupt Vector Register (I2CIVR)	1683
30.6.12	I2C Extended Mode Register (I2CEMDR)	1684
30.6.13	I2C Prescale Register (I2CPSC)	1684
30.6.14	I2C Peripheral ID Register 1 (I2CPID1)	1685
30.6.15	I2C Peripheral ID Register 2 (I2CPID2)	1685
30.6.16	I2C DMA Control Register (I2CDMACR)	1686
30.6.17	I2C Pin Function Register (I2CPFNC)	1686
30.6.18	I2C Pin Direction Register (I2CPDIR)	1687
30.6.19	I2C Data Input Register (I2CDIN)	1687
30.6.20	I2C Data Output Register (I2CDOUR)	1688
30.6.21	I2C Data Set Register (I2CDSET)	1688
30.6.22	I2C Data Clear Register (I2CDCLR)	1689
30.6.23	I2C Pin Open Drain Register (I2CPDR)	1689
30.6.24	I2C Pull Disable Register (I2CPDIS)	1690
30.6.25	I2C Pull Select Register (I2CPSEL)	1690
30.6.26	I2C Pins Slew Rate Select Register (I2CSRS)	1691
30.7	Sample Waveforms	1692
31	EMAC/MDIO Module	1693
31.1	Introduction	1694
31.1.1	Purpose of the Peripheral	1694

31.1.2	Features	1694
31.1.3	Functional Block Diagram	1695
31.1.4	Industry Standard(s) Compliance Statement	1696
31.2	Architecture	1696
31.2.1	Clock Control	1696
31.2.2	Memory Map	1696
31.2.3	Signal Descriptions.....	1697
31.2.4	MII / RMII Signal Multiplexing Control	1700
31.2.5	Ethernet Protocol Overview.....	1701
31.2.6	Programming Interface	1702
31.2.7	EMAC Control Module.....	1716
31.2.8	MDIO Module	1717
31.2.9	EMAC Module	1722
31.2.10	MAC Interface	1724
31.2.11	Packet Receive Operation.....	1728
31.2.12	Packet Transmit Operation	1733
31.2.13	Receive and Transmit Latency.....	1734
31.2.14	Transfer Node Priority.....	1734
31.2.15	Reset Considerations	1735
31.2.16	Initialization	1736
31.2.17	Interrupt Support	1738
31.2.18	Power Management	1742
31.2.19	Emulation Considerations	1742
31.3	EMAC Control Module Registers.....	1743
31.3.1	EMAC Control Module Revision ID Register (REVID)	1744
31.3.2	EMAC Control Module Software Reset Register (SOFTRESET)	1744
31.3.3	EMAC Control Module Interrupt Control Register (INTCONTROL)	1745
31.3.4	EMAC Control Module Receive Threshold Interrupt Enable Registers (C0RXTHRESHEN)	1746
31.3.5	EMAC Control Module Receive Interrupt Enable Registers (C0RXEN)	1747
31.3.6	EMAC Control Module Transmit Interrupt Enable Registers (C0TXEN)	1748
31.3.7	EMAC Control Module Miscellaneous Interrupt Enable Registers (C0MISCEN)	1749
31.3.8	EMAC Control Module Receive Threshold Interrupt Status Registers (C0RXTHRESHSTAT)	1750
31.3.9	EMAC Control Module Receive Interrupt Status Registers (C0RXSTAT)	1751
31.3.10	EMAC Control Module Transmit Interrupt Status Registers (C0TXSTAT)	1752
31.3.11	EMAC Control Module Miscellaneous Interrupt Status Registers (C0MISCSTAT)	1753
31.3.12	EMAC Control Module Receive Interrupts Per Millisecond Registers (C0RXIMAX)	1754
31.3.13	EMAC Control Module Transmit Interrupts Per Millisecond Registers (C0TXIMAX)	1755
31.4	MDIO Registers.....	1756
31.4.1	MDIO Revision ID Register (REVID)	1756
31.4.2	MDIO Control Register (CONTROL)	1757
31.4.3	PHY Acknowledge Status Register (ALIVE).....	1758
31.4.4	PHY Link Status Register (LINK)	1758
31.4.5	MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW).....	1759
31.4.6	MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)	1760
31.4.7	MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW).....	1761
31.4.8	MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)	1762
31.4.9	MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)	1763
31.4.10	MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR).....	1764
31.4.11	MDIO User Access Register 0 (USERACCESS0)	1765
31.4.12	MDIO User PHY Select Register 0 (USERPHYSEL0).....	1766
31.4.13	MDIO User Access Register 1 (USERACCESS1)	1767
31.4.14	MDIO User PHY Select Register 1 (USERPHYSEL1).....	1768
31.5	EMAC Module Registers	1769

31.5.1	Transmit Revision ID Register (TXREVID)	1772
31.5.2	Transmit Control Register (TXCONTROL).....	1772
31.5.3	Transmit Teardown Register (TXTEARDOWN).....	1773
31.5.4	Receive Revision ID Register (RXREVID).....	1773
31.5.5	Receive Control Register (RXCONTROL)	1774
31.5.6	Receive Teardown Register (RXTEARDOWN)	1774
31.5.7	Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)	1775
31.5.8	Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)	1776
31.5.9	Transmit Interrupt Mask Set Register (TXINTMASKSET)	1777
31.5.10	Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)	1778
31.5.11	MAC Input Vector Register (MACINVECTOR)	1779
31.5.12	MAC End Of Interrupt Vector Register (MACEOIVECTOR)	1780
31.5.13	Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)	1781
31.5.14	Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)	1782
31.5.15	Receive Interrupt Mask Set Register (RXINTMASKSET)	1783
31.5.16	Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)	1784
31.5.17	MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)	1785
31.5.18	MAC Interrupt Status (Masked) Register (MACINTSTATMASKED).....	1785
31.5.19	MAC Interrupt Mask Set Register (MACINTMASKSET).....	1786
31.5.20	MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)	1786
31.5.21	Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)	1787
31.5.22	Receive Unicast Enable Set Register (RXUNICASTSET)	1789
31.5.23	Receive Unicast Clear Register (RXUNICASTCLEAR)	1790
31.5.24	Receive Maximum Length Register (RXMAXLEN).....	1790
31.5.25	Receive Buffer Offset Register (RXBUFFEROFFSET).....	1791
31.5.26	Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH).....	1791
31.5.27	Receive Channel Flow Control Threshold Registers (RX0FLOWTHRESH-RX7FLOWTHRESH)	1792
31.5.28	Receive Channel Free Buffer Count Registers (RX0FREEBUFFER-RX7FREEBUFFER)	1792
31.5.29	MAC Control Register (MACCONTROL)	1793
31.5.30	MAC Status Register (MACSTATUS).....	1795
31.5.31	Emulation Control Register (EMCONTROL)	1797
31.5.32	FIFO Control Register (FIFOCONTROL).....	1797
31.5.33	MAC Configuration Register (MACCONFIG)	1798
31.5.34	Soft Reset Register (SOFTRESET)	1798
31.5.35	MAC Source Address Low Bytes Register (MACSRCADDRLO)	1799
31.5.36	MAC Source Address High Bytes Register (MACSRCADDRHI).....	1799
31.5.37	MAC Hash Address Register 1 (MACHASH1).....	1800
31.5.38	MAC Hash Address Register 2 (MACHASH2).....	1800
31.5.39	Back Off Test Register (BOFFTEST)	1801
31.5.40	Transmit Pacing Algorithm Test Register (TPACETEST)	1801
31.5.41	Receive Pause Timer Register (RXPAUSE)	1802
31.5.42	Transmit Pause Timer Register (TXPAUSE)	1802
31.5.43	MAC Address Low Bytes Register (MACADDRLO)	1803
31.5.44	MAC Address High Bytes Register (MACADDRHI).....	1804
31.5.45	MAC Index Register (MACINDEX)	1804
31.5.46	Transmit Channel DMA Head Descriptor Pointer Registers (TX0HDP-TX7HDP)	1805
31.5.47	Receive Channel DMA Head Descriptor Pointer Registers (RX0HDP-RX7HDP)	1805
31.5.48	Transmit Channel Completion Pointer Registers (TX0CP-TX7CP)	1806
31.5.49	Receive Channel Completion Pointer Registers (RX0CP-RX7CP)	1806
31.5.50	Network Statistics Registers	1807
32	Universal Serial Bus (USB).....	1816
32.1	Overview.....	1817
32.2	USB Host Controller	1817

32.2.1	USB Open Host Controller Interface Functionality	1817
32.2.2	USB Host Controller Differences From OHCI Specification for USB	1818
32.2.3	Implementation of OHCI Specification for USB	1819
32.2.4	USB Host Controller Registers	1820
32.2.5	USB Host Controller Reserved Registers and Reserved Bit Fields	1843
32.2.6	USB Host Controller Registers, USB Reset, and USB Clocking	1843
32.2.7	OHCI Interrupts	1843
32.2.8	USB Host Controller Access to System Memory	1844
32.2.9	Physical Addressing	1844
32.2.10	USB Host Controller Bus Addressing and OHCI Data Structure Pointers	1844
32.2.11	NULL Pointers	1844
32.2.12	USB Host Controller Power Management	1844
32.3	USB Device Controller	1844
32.3.1	USB Device Controller Registers	1845
32.3.2	USB Device Transactions	1877
32.3.3	Non-Isochronous, Non-Setup OUT (USB HOST→CPU) Transactions	1877
32.3.4	Non-Isochronous IN (CPU→USB HOST) Transactions	1881
32.3.5	Isochronous OUT (USB HOST→CPU) Transactions	1884
32.3.6	Isochronous IN (CPU→USB HOST) Transactions	1886
32.3.7	Control Transfers on Endpoint 0	1887
32.3.8	USB Device Initialization	1895
32.3.9	Preparing for Transfers	1898
32.3.10	USB Device Interrupt Service Routine (ISR) Flowcharts	1901
32.3.11	Important Note on USB Device Interrupts	1901
32.3.12	Parsing General USB Device Interrupt	1901
32.3.13	Setup Interrupt Handler	1902
32.3.14	Endpoint 0 RX Interrupt Handler	1905
32.3.15	Endpoint 0 TX Interrupt Handler	1906
32.3.16	Device States Changed Handler	1909
32.3.17	Device States Attached/Unattached Handler	1912
32.3.18	Device State Configuration Changed Handler	1913
32.3.19	Device State Address Changed Handler	1914
32.3.20	USB Device Reset Interrupt Handler	1914
32.3.21	Suspend/Resume Interrupt Handler	1915
32.3.22	Parsing Non-ISO Endpoint-Specific Interrupt	1916
32.3.23	Non-ISO, Non-Control OUT Endpoint Receive Interrupt Handler	1917
32.3.24	Non-ISO, Non-Control IN Endpoint Transmit Interrupt Handler	1920
32.3.25	SOF Interrupt Handler	1922
32.3.26	Summary of USB Device Controller Interrupts	1925
32.3.27	DMA Operation	1926
32.3.28	Power Management	1935
32.4	USB Connectivity	1938
32.4.1	Transceiver Interface	1938
32.4.2	Selecting and Configuring USB Connectivity	1938
32.4.3	Transceiver Signaling	1939
32.4.4	Host Controller Connectivity With USB Transceivers	1940
32.4.5	USB Function Controller Connectivity With USB Transceivers	1941
32.4.6	USB Hardware Considerations	1942
33	eFuse Controller	1943
33.1	Overview	1944
33.2	Introduction	1944
33.3	eFuse Controller Testing	1944
33.3.1	eFuse Controller Connections to ESM	1944

33.3.2	Checking for eFuse Errors After Power Up	1944
33.4	eFuse Controller Registers.....	1947
33.4.1	EFC Boundary Control Register (EFCBOUND)	1947
33.4.2	EFC Pins Register (EFCPINS)	1949
33.4.3	EFC Error Status Register (EFCERRSTAT).....	1950
33.4.4	EFC Self Test Cycles Register (EFCSTCY)	1950
33.4.5	EFC Self Test Signature Register (EFCSTSIG)	1951
Revision History		1952

List of Figures

1-1.	Block Diagram	98
1-2.	Example: SPIDELAY – 0xFFFF7F448	99
2-1.	Architectural Block Diagram	101
2-2.	Memory-Map	105
2-3.	Hardware Memory Initialization Protocol	115
2-4.	LPO and Clock Detection, Untrimmed HF LPO	127
2-5.	SYS Pin Control Register 1 (SYSPC1) [offset = 00]	132
2-6.	SYS Pin Control Register 2 (SYSPC2) [offset = 04h]	132
2-7.	SYS Pin Control Register 3 (SYSPC3) [offset = 08h]	133
2-8.	SYS Pin Control Register 4 (SYSPC4) [offset = 0Ch]	133
2-9.	SYS Pin Control Register 5 (SYSPC5) [offset = 10h]	134
2-10.	SYS Pin Control Register 6 (SYSPC6) [offset = 14h]	134
2-11.	SYS Pin Control Register 7 (SYSPC7) [offset = 18h]	135
2-12.	SYS Pin Control Register 8 (SYSPC8) [offset = 1Ch]	135
2-13.	SYS Pin Control Register 9 (SYSPC9) [offset = 20h]	136
2-14.	Clock Source Disable Register (CSDIS) [offset = 30h]	137
2-15.	Clock Source Disable Set Register (CSDISSET) [offset = 34h]	138
2-16.	Clock Source Disable Clear Register (CSDISCLR) [offset = 38h]	139
2-17.	Clock Domain Disable Register (CDDIS) [offset = 3Ch]	140
2-18.	Clock Domain Disable Set Register (CDDISSET) [offset = 40h]	142
2-19.	Clock Domain Disable Clear Register (CDDISCLR) [offset = 44h]	144
2-20.	GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSR) [offset = 48h]	146
2-21.	Peripheral Asynchronous Clock Source Register (VCLKASRC) [offset = 4Ch]	147
2-22.	RTI Clock Source Register (RCLKSRC) [offset = 50h]	148
2-23.	Clock Source Valid Status Register (CSVSTAT) [offset = 54h]	149
2-24.	Memory Self-Test Global Control Register (MSTGCR) [offset = 58h]	150
2-25.	Memory Hardware Initialization Global Control Register (MINITGCR) [offset = 5Ch]	151
2-26.	MBIST Controller/Memory Initialization Enable Register (MSINENA) [offset = 60h]	152
2-27.	Memory Self-Test Fail Status Register (MSTFAIL) [offset = 64h]	153
2-28.	MSTC Global Status Register (MSTCGSTAT) [offset = 68h]	154
2-29.	Memory Hardware Initialization Status Register (MINISTAT) [offset = 6Ch]	155
2-30.	PLL Control Register 1 (PLLCTL1) [offset = 70h]	155
2-31.	PLL Control Register 2 (PLLCTL2) [offset = 74h]	157
2-32.	SYS Pin Control Register 10 (SYSPC10) [offset = 78h]	158
2-33.	Die Identification Register, Lower Word (DIEIDL) [offset = 7Ch]	159
2-34.	Die Identification Register, Upper Word (DIEIDH) [offset = 80h]	159
2-35.	LPO/Clock Monitor Control Register (LPOMONCTL) [offset = 88h]	160
2-36.	Clock Test Register (CLKTEST) [offset = 8Ch]	163
2-37.	DFT Control Register (DFTCTRLREG) [offset = 90h]	165
2-38.	DFT Control Register 2 (DFTCTRLREG2) [offset = 94h]	166
2-39.	General Purpose Register (GPREG1) [offset = A0h]	167
2-40.	Imprecise Fault Status Register (IMPFASST) [offset = A8h]	169
2-41.	Imprecise Fault Write Address Register (IMPFTADD) [offset = ACh]	170
2-42.	System Software Interrupt Request 1 Register (SSIR1) [offset = B0h]	171
2-43.	System Software Interrupt Request 2 Register (SSIR2) [offset = B4h]	171
2-44.	System Software Interrupt Request 3 Register (SSIR3) [offset = B8h]	172
2-45.	System Software Interrupt Request 4 Register (SSIR4) [offset = BCh]	172

2-46.	RAM Control Register (RAMGCR) [offset = C0h]	173
2-47.	Bus Matrix Module Control Register 1 (BMMCR) [offset = C4h]	174
2-48.	CPU Reset Control Register (CPURSTCR) [offset = CCh]	174
2-49.	Clock Control Register (CLKCNTRL) [offset = D0h]	176
2-50.	ECP Control Register (ECPCNTL) [offset = D4h]	177
2-51.	DEV Parity Control Register 1 (DEVCR1) [offset = DCh]	178
2-52.	System Exception Control Register (SYSECR) [offset = E0h]	178
2-53.	System Exception Status Register (SYSESR) [offset = E4h]	179
2-54.	System Test Abort Status Register (SYSTASR) [offset = E8h]	180
2-55.	Global Status Register (GLBSTAT) [offset = ECh]	181
2-56.	Device Identification Register (DEVID) [offset = F0h]	182
2-57.	Software Interrupt Vector Register (SSIVVEC) [offset = F4h]	183
2-58.	System Software Interrupt Flag Register (SSIF) [offset = F8h]	184
2-59.	PLL Control Register 3 (PLLCTL3) [offset = 00]	186
2-60.	CPU Logic BIST Clock Prescaler (STCLKDIV) [offset = 08h]	187
2-61.	Clock 2 Control Register (CLK2CNTRL) [offset = 3Ch]	187
2-62.	Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) [offset = 40h]	188
2-63.	Clock Slip Register (CLKSLIP) [offset = 70h]	190
2-64.	EFUSE Controller Control Register (EFC_CTLREG) [offset = ECh]	191
2-65.	Die Identification Register, Lower Word (DIEIDL_REG0) [offset = F0h]	191
2-66.	Die Identification Register, Upper Word (DIEIDH_REG1) [offset = F4h]	192
2-67.	Die Identification Register, Lower Word (DIEIDL_REG2) [offset = F8h]	192
2-68.	Die Identification Register, Upper Word (DIEIDH_REG3) [offset = FCh]	192
2-69.	Peripheral Memory Protection Set Register 0 (PMPROTSET0) [offset = 00]	195
2-70.	Peripheral Memory Protection Set Register 1 (PMPROTSET1) [offset = 04h]	195
2-71.	Peripheral Memory Protection Clear Register 0 (PMPROTCLR0) [offset = 10h]	196
2-72.	Peripheral Memory Protection Clear Register 1 (PMPROTCLR1) [offset = 14h]	196
2-73.	Peripheral Protection Set Register 0 (PPROTSET0) [offset = 20h]	197
2-74.	Peripheral Protection Set Register 1 (PPROTSET1) [offset = 24h]	198
2-75.	Peripheral Protection Set Register 2 (PPROTSET2) [offset = 28h]	198
2-76.	Peripheral Protection Set Register 3 (PPROTSET3) [offset = 2Ch]	199
2-77.	Peripheral Protection Clear Register 0 (PPROTCLR0) [offset = 40h]	199
2-78.	Peripheral Protection Clear Register 1 (PPROTCLR1) [offset = 44h]	200
2-79.	Peripheral Protection Clear Register 2 (PPROTCLR2) [offset = 48h]	200
2-80.	Peripheral Protection Clear Register 3 (PPROTCLR3) [offset = 4Ch]	201
2-81.	Peripheral Memory Power-Down Set Register 0 (PCSPWRDWNSET0) [offset = 60h]	201
2-82.	Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNSET1) [offset = 64h]	202
2-83.	Peripheral Memory Power-Down Clear Register 0 (PCSPWRDWNCLR0) [offset = 70h]	202
2-84.	Peripheral Memory Power-Down Clear Register 1 (PCSPWRDWNCLR1) [offset = 74h]	203
2-85.	Peripheral Power-Down Set Register 0 (PSPWRDWNSET0) [offset = 80h]	204
2-86.	Peripheral Power-Down Set Register 1 (PSPWRDWNSET1) [offset = 84h]	205
2-87.	Peripheral Power-Down Set Register 2 (PSPWRDWNSET2) [offset = 88h]	205
2-88.	Peripheral Power-Down Set Register 3 (PSPWRDWNSET3) [offset = 8Ch]	206
2-89.	Peripheral Power-Down Clear Register 0 (PSPWRDWNCLR0) [offset = A0h]	206
2-90.	Peripheral Power-Down Clear Register 1 (PSPWRDWNCLR1) [offset = A4h]	207
2-91.	Peripheral Power-Down Clear Register 2 (PSPWRDWNCLR2) [offset = A8h]	207
2-92.	Peripheral Power-Down Clear Register 3 (PSPWRDWNCLR) [offset = ACh]	208
3-1.	PMM Block Diagram	211
3-2.	Core Power Domains	212

3-3.	LOGICPDPWRCTRL0 Register	217
3-4.	MEMPDPWRCTRL0 Register.....	219
3-5.	PDCLKDIS Register	220
3-6.	PDCLKDISSET Register.....	221
3-7.	PDCLKDISCLR Register.....	222
3-8.	LOGICPDPWRSTAT0 Register.....	223
3-9.	LOGICPDPWRSTAT1 Register.....	224
3-10.	LOGICPDPWRSTAT2 Register.....	225
3-11.	LOGICPDPWRSTAT3 Register.....	226
3-12.	MEMPDPWRSTAT0 Register	227
3-13.	MEMPDPWRSTAT1 Register	229
3-14.	GLOBALCTRL1 Register	231
3-15.	GLOBALSTAT Register	232
3-16.	PRCKEYREG Register	233
3-17.	LPDDCSTAT1 Register	234
3-18.	LPDDCSTAT2 Register	235
3-19.	MPDDCSTAT1 Register	236
3-20.	MPDDCSTAT2 Register	237
3-21.	ISODIAGSTAT Register	238
4-1.	PINMMR10 Control Register, Address = FFFF EB38h.....	240
4-2.	Output Multiplexing Example	241
4-3.	Input Multiplexing Example	242
4-4.	ADC Trigger Event Signal Generation from ePWMx.....	245
4-5.	Synchronizing ePWMx Modules to N2HET1 Time-Base.....	248
4-6.	REVISION_REG Register	253
4-7.	ENDIAN_REG Register	254
4-8.	KICK_REG0 Register	255
4-9.	KICK_REG1 Register	256
4-10.	ERR_RAW_STATUS_REG Register	257
4-11.	ERR_ENABLED_STATUS_REG Register	258
4-12.	ERR_ENABLE_REG Register	259
4-13.	ERR_ENABLE_CLR_REG Register	260
4-14.	FAULT_ADDRESS_REG Register	261
4-15.	FAULT_STATUS_REG Register	262
4-16.	FAULT_CLEAR_REG Register	263
4-17.	PINMMR_0 to PINMMR_47 Register	264
5-1.	ECC Organization for Program Flash (144-Bits Wide)	274
5-2.	TI OTP Bank 0 Sector Information	275
5-3.	TI OTP Bank 0 Package and Memory Size Information (F008 015Ch)	276
5-4.	TI OTP Bank 0 LPO Trim and Max HCLK Information (F008 01B4h)	276
5-5.	TI OTP Bank 0 Symbolization Information (F008 01E0h-F008 01FFh)	277
5-6.	TI OTP Bank 0 Deliberate ECC Error Information (F008 03F0h-F008 03FFh).....	277
5-7.	ECC Malfunction Test Logic.....	280
5-8.	Flash Option Control Register (FRDCNTL) [offset = 00h]	286
5-9.	Flash Error Detection and Correction Control Register 1 (FEDACCTRL1) [offset = 08h].....	287
5-10.	Flash Error Correction and Correction Control Register 2 (FEDACCTRL2) [offset = 0Ch]	289
5-11.	Flash Correctable Error Count Register (FCOR_ERR_CNT) [offset = 10h]	289
5-12.	Flash Correctable Error Address Register (FCOR_ERR_ADD) [offset = 14h]	290
5-13.	Flash Correctable Error Position Register (FCOR_ERR_POS) [offset = 18h].....	291

5-14.	Flash Error Detection and Correction Status Register (FEDACSTATUS) [offset = 1Ch]	292
5-15.	Flash Uncorrectable Error Address Register (FUNC_ERR_ADD) [offset = 20h].....	295
5-16.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS) [offset = 24h]	296
5-17.	Primary Address Tag Register (FPRIM_ADD_TAG) [offset = 28h]	297
5-18.	Duplicate Address Tag Register (FDUP_ADD_TAG) [offset = 2Ch].....	297
5-19.	Flash Bank Protection Register (FBPROT) [offset = 30h].....	298
5-20.	Flash Bank Sector Enable Register (FBSE) [offset = 34h].....	298
5-21.	Flash Bank Busy Register (FBBUSY) [offset = 38h]	299
5-22.	Flash Bank Access Control Register (FBAC) [offset = 3Ch]	300
5-23.	Flash Bank Fallback Power Register (FBFALLBACK) [offset = 40h]	301
5-24.	Flash Bank/Pump Ready Register (FBPRDY) [offset = 44h]	302
5-25.	Flash Pump Access Control Register 1 (FPAC1) [offset = 48h].....	303
5-26.	Flash Pump Access Control Register 2 (FPAC2) [offset = 4Ch]	304
5-27.	Flash Module Access Control Register (FMAC) [offset = 50h]	304
5-28.	Flash Module Status Register (FMSTAT) [offset = 54h].....	305
5-29.	EEPROM Emulation Data MSW Register (FEMU_DMSW) [offset = 58h]	307
5-30.	EEPROM Emulation Data LSW Register (FEMU_DLSW) [offset = 5Ch]	307
5-31.	EEPROM Emulation ECC Register (FEMU_ECC) [offset = 60h]	308
5-32.	EEPROM Emulation Address Register (FEMU_ADDR) [offset = 68h]	309
5-33.	Diagnostic Control Register (FDIAGCTRL) [offset = 6Ch]	310
5-34.	Uncorrected Raw Data High Register (FRAW_DATAH) [offset = 70h]	312
5-35.	Uncorrected Raw Data Low Register (FRAW_DATA_L) [offset = 74h].....	312
5-36.	Uncorrected Raw ECC Register (FRAW_ECC) [offset = 78h].....	313
5-37.	Parity Override Register (FPAR_OVR) [offset = 7Ch]	314
5-38.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2) [offset = C0h]	315
5-39.	FSM Register Write Enable (FSM_WR_ENA) [offset = 288h]	316
5-40.	FSM Sector Register (FSM_SECTOR) [offset = 2A4h].....	316
5-41.	EEPROM Emulation Configuration Register (EEPROM_CONFIG) [offset = 2B8h]	317
5-42.	EEPROM Emulation Error Detection and Correction Control Register 1 (EE_CTRL1) [offset = 308h]	318
5-43.	EEPROM Emulation Error Correction and Correction Control Register 2 (EE_CTRL2) [offset = 30Ch].....	320
5-44.	EEPROM Emulation Error Correctable Error Count Register (EE_COR_ERR_CNT) [offset = 310h].....	320
5-45.	EEPROM Emulation Correctable Error Address Register (EE_COR_ERR_ADD) [offset = 314h]	321
5-46.	EEPROM Emulation Correctable Error Position Register (EE_COR_ERR_POS) [offset = 318h].....	322
5-47.	EEPROM Emulation Error Status Register (EE_STATUS) [offset = 31Ch].....	323
5-48.	EEPROM Emulation Uncorrectable Error Address Register (EE_UNC_ERR_ADD) [offset = 320h].....	324
5-49.	Flash Bank Configuration Register (FCFG_BANK) [offset = 400h]	325
6-1.	TCRAM Module Connections	327
6-2.	RAM Memory Map.....	328
6-3.	RAMCTRL Register	333
6-4.	RAMTHRESHOLD Register	335
6-5.	RAMOCCUR Register.....	336
6-6.	RAMINTCTRL Register	337
6-7.	RAMERRSTATUS Register	338
6-8.	RAMSERRADDR Register	340
6-9.	RAMUERRADDR Register	341
6-10.	RAMTEST Register.....	342
6-11.	RAMADDRDECECT Register	344
6-12.	RAMPERRADDR Register	345
6-13.	INIT_DOMAIN Register	346

7-1.	PBIST Block Diagram	348
7-2.	PBIST Memory Self-Test Flow Diagram	350
7-3.	RAM Configuration Register (RAMT) [offset = 0160h].....	355
7-4.	Datalogger Register (DLR) [offset = 0164h].....	356
7-5.	PBIST Activate/ROM Clock Enable Register (PACT) [offset = 0180h]	357
7-6.	PBIST ID Register [offset = 184h]	358
7-7.	Override Register (OVER) [offset = 0188h]	359
7-8.	Fail Status Fail Register 0 (FSRF0) [offset = 0190h]	360
7-9.	Fail Status Count 0 Register (FSRC0) [offset = 0198h]	361
7-10.	Fail Status Count Register 1 (FSRC1) [offset = 019Ch].....	361
7-11.	Fail Status Address 0 Register (FSRA0) [offset = 01A0h]	362
7-12.	Fail Status Address 1 Register (FSRA1) [offset = 01A4h]	362
7-13.	Fail Status Data Register 0 (FSRDL0) [offset = 01A8h].....	363
7-14.	Fail Status Data Register 1 (FSRDL1) [offset = 01B0h].....	363
7-15.	ROM Mask Register (ROM) [offset = 01C0h]	364
7-16.	ROM Algorithm Mask Register (ALGO) [offset = 01C4h].....	364
7-17.	RAM Info Mask Lower Register (RINFOL) [offset = 01C8h]	365
7-18.	RAM Info Mask Upper Register (RINFOU) [offset = 01CCh]	366
8-1.	STC Block Diagram	371
8-2.	Application Self-Test Flow Chart.....	373
8-3.	STC Global Control Register 0 (STCGCR0) [offset = 00]	376
8-4.	STC Global Control Register 1 (STCGCR1) [offset = 04h]	376
8-5.	Self-Test Run Timeout Counter Preload Register (STCTPR) [offset = 08h].....	377
8-6.	STC Current ROM Address Register (STC_CADDR) [offset = 0Ch]	377
8-7.	STC Current Interval Count Register (STCCICR) [offset = 10h]	378
8-8.	Self-Test Global Status Register (STCGSTAT) [offset = 14h]	379
8-9.	Self-Test Fail Status Register (STCFSTAT) [offset = 18h].....	380
8-10.	CPU1 Current MISR Register (CPU1_CURMISR3) [offset = 1Ch]	381
8-11.	CPU1 Current MISR Register (CPU1_CURMISR2) [offset = 20h].....	381
8-12.	CPU1 Current MISR Register (CPU1_CURMISR1) [offset = 24h].....	381
8-13.	CPU1 Current MISR Register (CPU1_CURMISR0) [offset = 28h].....	381
8-14.	CPU2 Current MISR Register (CPU2_CURMISR3) [offset = 2Ch]	382
8-15.	CPU2 Current MISR Register (CPU2_CURMISR2) [offset = 30h].....	382
8-16.	CPU2 Current MISR Register (CPU2_CURMISR1) [offset = 34h].....	382
8-17.	CPU2 Current MISR Register (CPU2_CURMISR0) [offset = 38h].....	382
8-18.	Signature Compare Self-Check Register (STCSCSCR) [offset = 3Ch]	383
9-1.	Block Diagram.....	386
9-2.	CCM-R4F Status Register (CCMSR) (Address = FFFF F600h).....	391
9-3.	CCM-R4F Key Register (CCMKEYR) (Address = FFFF F604h)	392
10-1.	Clock Path From Oscillator Through PLL To Device.....	395
10-2.	Clock Generation Path	396
10-3.	Oscillator Implementation.....	397
10-4.	Operation of the FM-PLL Module.....	401
10-5.	PLL Slip Detection and Reset/Bypass Block Diagram.....	407
10-6.	SSW PLL BIST Control Register 1 (SSWPLL1) [offset = FF24h]	412
10-7.	SSW PLL BIST Control Register 2 (SSWPLL2) [offset = FF28h]	413
10-8.	SSW PLL BIST Control Register 3 (SSWPLL3) [offset = FF2Ch].....	414
10-9.	Basic PLL Circuit.....	415
10-10.	PFD Timing	415

10-11. PLL Modulation Block Diagram	416
10-12. Frequency vs. Time	417
11-1. DCC Operation	420
11-2. Counter Relationship	422
11-3. Clock1 Slower Than Clock0 - Results in an Error and Stops Counting	422
11-4. Clock1 Faster Than Clock0 - Results in an Error and Stops Counting	423
11-5. Clock1 Not Present - Results in an Error and Stops Counting	423
11-6. Clock0 Not Present - Results in an Error and Stops Counting	424
11-7. DCC Global Control Register (DCCGCTRL) [offset = 00]	427
11-8. DCC Revision Id Register (DCCREV) [offset = 4h]	428
11-9. DCC Counter0 Seed Register (DCCCNT0SEED) [offset = 8h]	428
11-10. DCC Valid0 Seed Register (DCCVALID0SEED) [offset = Ch]	429
11-11. DCC Counter1 Seed Register (DCCCNT1SEED) [offset = 10h]	429
11-12. DCC Status Register (DCCSTAT) [offset = 14h]	430
11-13. DCC Counter0 Value Register (DCCCNT0) [offset = 18h]	431
11-14. DCC Valid0 Value Register (DCCVALID0) [offset = 1Ch]	432
11-15. DCC Counter1 Value Register (DCCCNT1) [offset = 20h]	432
11-16. DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC) [offset = 24h]	433
11-17. DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) [offset = 28h]	434
12-1. Block Diagram	436
12-2. Interrupt Response Handling	437
12-3. ERROR Pin Response Handling	437
12-4. ERROR Pin Timing - Example 1	439
12-5. ERROR Pin Timing - Example 2	439
12-6. ERROR Pin Timing - Example 3	439
12-7. ERROR Pin Timing - Example 4	440
12-8. ERROR Pin Timing - Example 5	440
12-9. ERROR Pin Timing - Example 7	441
12-10. ESM Initialization	442
12-11. ESM Enable ERROR Pin Action/Response Register 1 (ESMEEPAPR1) [address = FFFF F500h]	444
12-12. ESM Disable ERROR Pin Action/Response Register 1 (ESMDEPAPR1) [address = FFFF F504h]	444
12-13. ESM Interrupt Enable Set Register 1 (ESMIESR1) [address = FFFF F508h]	445
12-14. ESM Interrupt Enable Clear Register 1 (ESMIECR1) [address = FFFF F50Ch]	445
12-15. ESM Interrupt Level Set Register 1 (ESMILSR1) [address = FFFF F510h]	446
12-16. ESM Interrupt Level Clear Register 1 (ESMILCR1) [address = FFFF F514h]	446
12-17. ESM Status Register 1 (ESMSR1) [address = FFFF F518h]	447
12-18. ESM Status Register 2 (ESMSR2) [address = FFFF F51Ch]	447
12-19. ESM Status Register 3 (ESMSR3) [address = FFFF F520h]	448
12-20. ESM ERROR Pin Status Register (ESMEPSR) [address = FFFF F524h]	448
12-21. ESM Interrupt Offset High Register (ESMIOFFHR) [address = FFFF F528h]	449
12-22. ESM Interrupt Offset Low Register (ESMIOFFLR) [address = FFFF F52Ch]	450
12-23. ESM Low-Time Counter Register (ESMLTCR) [address = FFFF F530h]	451
12-24. ESM Low-Time Counter Preload Register (ESMLTCPR) [address = FFFF F534h]	451
12-25. ESM Error Key Register (ESMEKR) [address = FFFF F538h]	452
12-26. ESM Status Shadow Register 2 (ESMSSR2) [address = FFFF F53Ch]	452
12-27. ESM Influence ERROR Pin Set Register 4 (ESMIEPSR4) [address = FFFF F540h]	453
12-28. ESM Influence ERROR Pin Clear Register 4 (ESMIEPCR4) [address = FFFF F544h]	453
12-29. ESM Interrupt Enable Set Register 4 (ESMIESR4) [address = FFFF F548h]	454
12-30. ESM Interrupt Enable Clear Register 4 (ESMIECR4) [address = FFFF F54Ch]	454

12-31. ESM Interrupt Level Set Register 4 (ESMILSR4) [address = FFFF F550h]	455
12-32. ESM Interrupt Level Clear Register 4 (ESMILCR4) [address = FFFF F554h].....	455
12-33. ESM Status Register 4 (ESMSR4) [address = FFFF F558h]	456
13-1. RTI Block Diagram.....	459
13-2. Counter Block Diagram	460
13-3. Compare Unit Block Diagram (shows only 1 of 4 blocks for simplification)	462
13-4. Timebase Control	463
13-5. Clock Detection Scheme.....	463
13-6. Switch to NTUx.....	464
13-7. Missing NTUx Signal Example.....	465
13-8. Digital Watchdog.....	465
13-9. DWD Operation	466
13-10. Digital Windowed Watchdog Timing Example	467
13-11. Digital Windowed Watchdog Operation Example (25% Window)	467
13-12. RTI Global Control Register (RTIGCTRL) [offset = 00]	470
13-13. RTI Timebase Control Register (RTITBCTRL) [offset = 04h]	471
13-14. RTI Capture Control Register (RTICAPCTRL) [offset = 08h]	472
13-15. RTI Compare Control Register (RTICOMPCTRL) [offset = 0Ch].....	473
13-16. RTI Free Running Counter 0 Register (RTIFRC0) [offset = 10h].....	474
13-17. RTI Up Counter 0 Register (RTIUC0) [offset = 14h]	474
13-18. RTI Compare Up Counter 0 Register (RTICPUC0) [offset = 18h]	475
13-19. RTI Capture Free Running Counter 0 Register (RTICAFRC0) [offset = 20h]	475
13-20. RTI Capture Up Counter 0 Register (RTICAUC0) [offset = 24h]	476
13-21. RTI Free Running Counter 1 Register (RTIFRC1) [offset = 30h].....	476
13-22. RTI Up Counter 1 Register (RTIUC1) [offset = 34h]	477
13-23. RTI Compare Up Counter 1 Register (RTICPUC1) [offset = 38h]	478
13-24. RTI Capture Free Running Counter 1 Register (RTICAFRC1) [offset = 40h]	479
13-25. RTI Capture Up Counter 1 Register (RTICAUC1) [offset = 44h]	479
13-26. RTI Compare 0 Register (RTICOMP0) [offset = 50h]	480
13-27. RTI Update Compare 0 Register (RTIUDCP0) [offset = 54h].....	480
13-28. RTI Compare 1 Register (RTICOMP1) [offset = 58h].....	481
13-29. RTI Update Compare 1 Register (RTIUDCP1) [offset = 5Ch]	481
13-30. RTI Compare 2 Register (RTICOMP2) [offset = 60h].....	482
13-31. RTI Update Compare 2 Register (RTIUDCP2) [offset = 64h].....	482
13-32. RTI Compare 3 Register (RTICOMP3) [offset = 68h].....	483
13-33. RTI Update Compare 3 Register (RTIUDCP3) [offset = 6Ch]	483
13-34. RTI Timebase Low Compare Register (RTITBLCOMP) [offset = 70h]	484
13-35. RTI Timebase High Compare Register (RTITBHCMP) [offset = 74h]	484
13-36. RTI Set Interrupt Control Register (RTISETINTENA) [offset = 80h]	485
13-37. RTI Clear Interrupt Control Register (RTICLEARINTENA) [offset = 84h]	487
13-38. RTI Interrupt Flag Register (RTIINTFLAG) [offset = 88h]	489
13-39. Digital Watchdog Control Register (RTIDWDCTRL) [offset = 90h]	490
13-40. Digital Watchdog Preload Register (RTIDWDPRLD) [offset = 94h].....	491
13-41. Watchdog Status Register (RTIWDSTATUS) [offset = 98h]	492
13-42. RTI Watchdog Key Register (RTIDWDKEY) [offset = 9Ch].....	493
13-43. RTI Watchdog Down Counter Register (RTIDWDCNTR) [offset = A0h]	494
13-44. Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) [offset = A4h].....	494
13-45. Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) [offset = A8h].....	495
13-46. RTI Compare Interrupt Clear Enable Register (RTIINTCLREnable) [offset = Ach]	496

13-47. RTI Compare 0 Clear Register (RTICMP0CLR) [offset = B0h]	497
13-48. RTI Compare 1 Clear Register (RTICMP1CLR) [offset = B4h]	497
13-49. RTI Compare 2 Clear Register (RTICMP2CLR) [offset = B8h]	498
13-50. RTI Compare 3 Clear Register (RTICMP3CLR) [offset = BCh]	498
14-1. CRC Controller Block Diagram For One Channel	501
14-2. LFSR	503
14-3. AUTO Mode Using Hardware Timer Trigger	506
14-4. AUTO Mode With Software CPU Trigger	506
14-5. Semi-CPU Mode With Hardware Timer Trigger	507
14-6. Timeout Example 1	509
14-7. Timeout Example 2	510
14-8. Timeout Example 3	510
14-9. CRC Global Control Register 0 (CRC_CTRL0) [offset = 00h]	517
14-10. CRC Global Control Register 1 (CRC_CTRL1) [offset = 08h]	517
14-11. CRC Global Control Register 2 (CRC_CTRL2) [offset = 10h]	518
14-12. CRC Interrupt Enable Set Register (CRC_INTS) [offset = 18h]	519
14-13. CRC Interrupt Enable Reset Register (CRC_INTR) [offset = 20h]	521
14-14. CRC Interrupt Status Register (CRC_STATUS) [offset = 28h]	523
14-15. CRC Interrupt Offset (CRC_INT_OFFSET_REG) [offset = 30h]	525
14-16. CRC Busy Register (CRC_BUSY) [offset = 38h]	526
14-17. CRC Pattern Counter Preload Register 1 (CRC_PCOUNT_REG1) [offset = 40h]	526
14-18. CRC Sector Counter Preload Register 1 (CRC_SCOUNT_REG1) [offset = 44h]	527
14-19. CRC Current Sector Preload Register 1 (CRC_CURSEC_REG1) [offset = 48h]	527
14-20. CRC Channel 1 Watchdog Timeout Preload Register A (CRC_WDTPLD1) [offset = 4Ch]	528
14-21. CRC Channel 1 Block Complete Timeout Preload Register B (CRC_BCTOPLD1) [offset = 50h]	528
14-22. Channel 1 PSA Signature Low Register (PSA_SIGREGL1) [offset = 60h]	529
14-23. Channel 1 PSA Signature High Register (PSA_SIGREGH1) [offset = 64h]	529
14-24. Channel 1 CRC Value Low Register (CRC_REGL1) [offset = 68h]	529
14-25. Channel 1 CRC Value High Register (CRC_REGH1) [offset = 6Ch]	530
14-26. Channel 1 PSA Sector Signature Low Register (PSA_SECSIGREGL1) [offset = 70h]	530
14-27. Channel 1 PSA Sector Signature High Register (PSA_SECSIGREGH1) [offset = 74h]	530
14-28. Channel 1 Raw Data Low Register (RAW_DATAAREGL1) [offset = 78h]	531
14-29. Channel 1 Raw Data High Register (RAW_DATAAREGH1) [offset = 7Ch]	531
14-30. CRC Pattern Counter Preload Register 2 (CRC_PCOUNT_REG2) [offset = 80h]	531
14-31. CRC Sector Counter Preload Register 2 (CRC_SCOUNT_REG2) [offset = 84h]	532
14-32. CRC Current Sector Register 2 (CRC_CURSEC_REG2) [offset = 88h]	532
14-33. CRC Channel 2 Watchdog Timeout Preload Register A (CRC_WDTPLD2) [offset = 8Ch]	533
14-34. CRC Channel 2 Block Complete Timeout Preload Register B (CRC_BCTOPLD2) [offset = 90h]	533
14-35. Channel 2 PSA Signature Low Register (PSA_SIGREGL2) [offset = A0h]	534
14-36. Channel 2 PSA Signature High Register (PSA_SIGREGH2) [offset = A4h]	534
14-37. Channel 2 CRC Value Low Register (CRC_REGL2) [offset = A8h]	534
14-38. Channel 2 CRC Value High Register (CRC_REGH2) [offset = ACh]	535
14-39. Channel 2 PSA Sector Signature Low Register (PSA_SECSIGREGL2) [offset = B0h]	535
14-40. Channel 2 PSA Sector Signature High Register (PSA_SECSIGREGH2) [offset = B4h]	535
14-41. Channel 2 Raw Data Low Register (RAW_DATAAREGL2) [offset = B8h]	536
14-42. Channel 2 Raw Data High Register (RAW_DATAAREGH2) [offset = BCh]	536
14-43. Data Bus Selection Register (CRC_TRACE_BUS_SEL) [offset = 140h]	537
15-1. Device Level Interrupt Block Diagram	539
15-2. VIM Interrupt Handling Block Diagram	542

15-3.	VIM Channel Mapping	543
15-4.	VIM in Default State	544
15-5.	VIM in a Programmed State	544
15-6.	Interrupt Channel Management	545
15-7.	VIM Interrupt Address Memory Map	546
15-8.	Parity Bit Mapping	548
15-9.	Detail of the IRQ Input	549
15-10.	Capture Event Sources	550
15-11.	Interrupt Vector Table Parity Flag Register (PARFLG) [offset = ECh]	554
15-12.	Interrupt Vector Table Parity Control Register (PARCTL) [offset = F0h]	554
15-13.	Address Parity Error Register (ADDERR) [offset = F4h]	555
15-14.	Fall-Back Address Parity Error Register (FBPARERR) [offset = F8h]	555
15-15.	IRQ Index Offset Vector Register (IRQINDEX) [offset = 00h]	557
15-16.	FIQ Index Offset Vector Register (FIQINDEX) [offset = 04h]	557
15-17.	FIQ/IRQ Program Control Register 0 (FIRQPR0) [offset = 10h]	558
15-18.	FIQ/IRQ Program Control Register 1 (FIRQPR1) [offset = 14h]	558
15-19.	FIQ/IRQ Program Control Register 2 (FIRQPR2) [offset = 18h]	558
15-20.	FIQ/IRQ Program Control Register 3 (FIRQPR3) [offset = 1Ch]	558
15-21.	Pending Interrupt Read Location Register 0 (INTREQ0) [offset = 20h]	560
15-22.	Pending Interrupt Read Location Register 1 (INTREQ1) [offset = 24h]	560
15-23.	Pending Interrupt Read Location Register 2 (INTREQ2) [offset = 28h]	560
15-24.	Pending Interrupt Read Location Register 3 (INTREQ3) [offset = 2Ch]	560
15-25.	Interrupt Enable Set Register 0 (REQENASET0) [offset = 30h]	562
15-26.	Interrupt Enable Set Register 1 (REQENASET1) [offset = 34h]	562
15-27.	Interrupt Enable Set Register 2 (REQENASET2) [offset = 38h]	562
15-28.	Interrupt Enable Set Register 3 (REQENASET3) [offset = 3Ch]	562
15-29.	Interrupt Enable Clear Register 0 (REQENACLR0) [offset = 40h]	564
15-30.	Interrupt Enable Clear Register 1 (REQENACLR1) [offset = 44h]	564
15-31.	Interrupt Enable Clear Register 2 (REQENACLR2) [offset = 48h]	564
15-32.	Interrupt Enable Clear Register 3 (REQENACLR3) [offset = 4Ch]	564
15-33.	Wake-Up Enable Set Register 0 (WAKEENASET0) [offset = 50h]	566
15-34.	Wake-Up Enable Set Register 1 (WAKEENASET1) [offset = 54h]	566
15-35.	Wake-Up Enable Set Register 2 (WAKEENASET2) [offset = 58h]	566
15-36.	Wake-Up Enable Set Register 3 (WAKEENASET3) [offset = 5Ch]	566
15-37.	Wake-Up Enable Clear Register 0 (WAKEENACLR0) [offset = 60h]	568
15-38.	Wake-Up Enable Clear Register 1 (WAKEENACLR1) [offset = 64h]	568
15-39.	Wake-Up Enable Clear Register 2 (WAKEENACLR2) [offset = 68h]	568
15-40.	Wake-Up Enable Clear Register 3 (WAKEENACLR3) [offset = 6Ch]	568
15-41.	IRQ Interrupt Vector Register (IRQVECREG) [offset = 70h]	570
15-42.	FIQ Interrupt Vector Register (FIQVECREG) [offset = 74h]	570
15-43.	Capture Event Register (CAPEVT) [offset = 78h]	571
15-44.	Interrupt Control Registers (CHANCTRL[0:31]) [offset = 80h-FCh]	572
16-1.	DMA Block Diagram	575
16-2.	Example of a DMA Transfer Using Frame Trigger Source	576
16-3.	Example of a DMA Transfer Using Block Trigger Source	576
16-4.	DMA Request Mapping and Control Packet Organization	578
16-5.	Control Packet Organization and Memory Map	578
16-6.	DMA Transfer Example 1	580
16-7.	DMA Indexing Example 1	580

16-8.	DMA Indexing Example 2.....	581
16-9.	Fixed Priority Scheme.....	581
16-10.	Example of Priority Queues	582
16-11.	Example Channel Assignments.....	583
16-12.	Example of DMA Data Unpacking	584
16-13.	Example of DMA Data Packing	585
16-14.	DMA Interrupts	589
16-15.	Detailed Interrupt Structure (Frame Transfer Complete Path).....	589
16-16.	Example of Channel Chaining	592
16-17.	Example of Protection Mechanism	593
16-18.	Global Control Register (GCTRL) [offset = 00]	597
16-19.	Channel Pending Register (PEND) [offset = 04h].....	598
16-20.	DMA Status Register (DMASTAT) [offset = 0Ch]	598
16-21.	HW Channel Enable Set and Status Register (HWCHENAS) [offset = 14h]	599
16-22.	HW Channel Enable Reset and Status Register (HWCHENAR) [offset = 1Ch].....	599
16-23.	SW Channel Enable Set and Status Register (SWCHENAS) [offset = 24h].....	600
16-24.	SW Channel Enable Reset and Status Register (SWCHENAR) [offset = 2Ch]	601
16-25.	Channel Priority Set Register (CHPRIOS) [offset = 34h].....	601
16-26.	Channel Priority Reset Register (CHPRIOR) [offset = 3Ch]	602
16-27.	Global Channel Interrupt Enable Set Register (GCHIENAS) [offset = 44h].....	602
16-28.	Global Channel Interrupt Enable Reset Register (GCHIENAR) [offset = 4Ch]	603
16-29.	DMA Request Assignment Register 0 (DREQASIO) [offset = 54h]	604
16-30.	DMA Request Assignment Register 1 (DREQASI1) [offset = 58h]	605
16-31.	DMA Request Assignment Register 2 (DREQASI2) [offset = 5Ch]	606
16-32.	DMA Request Assignment Register 3 (DREQASI3) [offset = 60h]	607
16-33.	Port Assignment Register 0 (PAR0) [offset = 94h]	608
16-34.	Port Assignment Register 1 (PAR1) [offset = 98h]	609
16-35.	FTC Interrupt Mapping Register (FTCMAP) [offset = B4h].....	610
16-36.	LFS Interrupt Mapping Register (LFSMAP) [offset = BCh].....	610
16-37.	HBC Interrupt Mapping Register (HBCMAP) [offset = C4h].....	611
16-38.	BTC Interrupt Mapping Register (BTCMAP) [offset = CCh].....	611
16-39.	FTC Interrupt Enable Set (FTCINTENAS) [offset = DCh]	612
16-40.	FTC Interrupt Enable Reset (FTCINTENAR) [offset = E4h].....	612
16-41.	LFS Interrupt Enable Set (LFSINTENAS) [offset = ECh].....	613
16-42.	LFS Interrupt Enable Reset (LFSINTENAR) [offset = F4h]	613
16-43.	HBC Interrupt Enable Set (HBCINTENAS) [offset = FCh]	614
16-44.	HBC Interrupt Enable Reset (HBCINTENAR) [offset = 104h]	614
16-45.	BTC Interrupt Enable Set (BTCINTENAS) [offset = 10Ch].....	615
16-46.	BTC Interrupt Enable Reset (BTCINTENAR) [offset = 114h]	615
16-47.	Global Interrupt Flag Register (GINTFLAG) [offset = 11Ch]	616
16-48.	FTC Interrupt Flag Register (FTCFLAG) [offset = 124h]	616
16-49.	LFS Interrupt Flag Register (LFSFLAG) [offset = 12Ch]	617
16-50.	HBC Interrupt Flag Register (HBCFLAG) [offset = 134h]	617
16-51.	BTC Interrupt Flag Register (BTCFLAG) [offset = 13Ch].....	618
16-52.	FTCA Interrupt Channel Offset Register (FTCAOFFSET) [offset = 14Ch].....	619
16-53.	LFSA Interrupt Channel Offset Register (LFSAOFFSET) [offset = 150h].....	619
16-54.	HBCA Interrupt Channel Offset Register (HBCAOFFSET) [offset = 154h]	621
16-55.	BTCA Interrupt Channel Offset Register (BTCAOFFSET) [offset = 158h]	621
16-56.	FTCB Interrupt Channel Offset Register (FTCBOFFSET) [offset = 160h]	623

16-57. LFSB Interrupt Channel Offset Register (LFSBOFFSET) [offset = 164h]	623
16-58. HBCB Interrupt Channel Offset Register (HBCBOFFSET) [offset = 168h]	625
16-59. BTCB Interrupt Channel Offset Register (BTCBOFFSET) [offset = 16Ch]	625
16-60. Port Control Register (PTCTRL) [offset = 178h]	627
16-61. RAM Test Control (RTCTRL) [offset = 17Ch]	628
16-62. Debug Control (DCTRL) [offset = 180h]	629
16-63. Watch Point Register (WPR) [offset = 184h]	630
16-64. Watch Mask Register (WMR) [offset = 188h]	630
16-65. Port B Active Channel Source Address Register (PBACDADDR) [offset = 198h]	631
16-66. Port B Active Channel Destination Address Register (PBACDADDR) [offset = 19Ch]	631
16-67. Port B Active Channel Transfer Count Register (PBACTC) [offset = 1A0h]	632
16-68. Parity Control Register (DMAPCR) [offset = 1A8h]	633
16-69. DMA Parity Error Address Register (DMAPAR) [offset = 1ACh]	634
16-70. DMA Memory Protection Control Register (DMAMPCTRL) [offset = 1B0h]	635
16-71. DMA Memory Protection Status Register (DMAMPST) [offset = 1B4h]	637
16-72. DMA Memory Protection Region 0 Start Address Register (DMAMPR0S) [offset = 1B8h]	638
16-73. DMA Memory Protection Region 0 End Address Register (DMAMPR0E) [offset = 1BCh]	638
16-74. DMA Memory Protection Region 1 Start Address Register (DMAMPR1S) [offset = 1C0h]	639
16-75. DMA Memory Protection Region 1 End Address Register (DMAMPR1E) [offset = 1C4h]	639
16-76. DMA Memory Protection Region 2 Start Address Register (DMAMPR2S) [offset = 1C8h]	640
16-77. DMA Memory Protection Region 2 End Address Register (DMAMPR2E) [offset = 1CCh]	640
16-78. DMA Memory Protection Region 3 Start Address Register (DMAMPR3S) [offset = 1D0h]	641
16-79. DMA Memory Protection Region 3 End Address Register (DMAMPR3E) [offset = 1D4h]	641
16-80. Initial Source Address (ISADDR) [offset = 00]	642
16-81. Initial Destination Address Register (IDADDR) [offset = 04h]	642
16-82. Initial Transfer Count Register (ITCOUNT) [offset = 08h]	643
16-83. Channel Control Register (CHCTRL) [offset = 10h]	643
16-84. Element Index Offset Register (EIOFF) [offset = 14h]	645
16-85. Frame Index Offset Register (FIOFF) [offset = 18h]	645
16-86. Current Source Address Register (CSADDR) [offset = 800h]	646
16-87. Current Destination Address Register (CDADDR) [offset = 804h]	646
16-88. Current Transfer Count Register (CTCOUNT) [offset = 808h]	647
17-1. EMIF Functional Block Diagram	650
17-2. Timing Waveform of SDRAM PRE Command	654
17-3. EMIF to 2M × 16 × 4 bank SDRAM Interface	654
17-4. EMIF to 512K × 16 × 2 bank SDRAM Interface	655
17-5. Timing Waveform for Basic SDRAM Read Operation	662
17-6. Timing Waveform for Basic SDRAM Write Operation	663
17-7. EMIF Asynchronous Interface	665
17-8. EMIF to 8-bit/16-bit Memory Interface	666
17-9. Common Asynchronous Interface	666
17-10. Timing Waveform of an Asynchronous Read Cycle in Normal Mode	670
17-11. Timing Waveform of an Asynchronous Write Cycle in Normal Mode	672
17-12. Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode	674
17-13. Timing Waveform of an Asynchronous Write Cycle in Select Strobe Mode	676
17-14. Asynchronous Read in Page Mode	677
17-15. Module ID Register (MIDR) [offset = 00]	683
17-16. Asynchronous Wait Cycle Configuration Register (AWCCR) [offset = 04h]	684
17-17. SDRAM Configuration Register (SDCR) [offset = 08h]	685

17-18. SDRAM Refresh Control Register (SDRCR) [offset = 0Ch]	686
17-19. Asynchronous <i>n</i> Configuration Register (CENCFG) [offset = 10h - 1Ch]	687
17-20. SDRAM Timing Register (SDTIMR) [offset = 20h]	688
17-21. SDRAM Self Refresh Exit Timing Register (SDSRETR) [offset = 3Ch]	689
17-22. EMIF Interrupt Raw Register (INTRAW) [offset = 40h]	690
17-23. EMIF Interrupt Mask Register (INTMSK) [offset = 44h]	691
17-24. EMIF Interrupt Mask Set Register (INTMSKSET) [offset = 48h]	692
17-25. EMIF Interrupt Mask Clear Register (INTMSKCLR) [offset = 4Ch]	693
17-26. Page Mode Control Register (PMCR) [offset = 68h]	694
17-27. Example Configuration Interface	696
17-28. SDRAM Timing Register (SDTIMR)	697
17-29. SDRAM Self Refresh Exit Timing Register (SDSRETR)	698
17-30. SDRAM Refresh Control Register (SDRCR)	699
17-31. SDRAM Configuration Register (SDCR)	700
17-32. LH28F800BJE-PTTL90 to EMIF Read Timing Waveforms	701
17-33. LH28F800BJE-PTTL90 to EMIF Write Timing Waveforms	702
17-34. Asynchronous <i>m</i> Configuration Register (<i>m</i> = 1, 2) (CENCFG (<i>n</i> = 2, 3))	703
18-1. System Overlay Block Diagram	706
18-2. Region Definition Example	707
18-3. POM Global Control Register (POMGLBCTRL) [address = FFA0 4000h]	709
18-4. POM Revision ID (POMREV) [address = FFA0 4004h]	710
18-5. POM Clock Gate Control Register [address = FFA0 4008h]	710
18-6. POM Status Register [address = FFA0 400Ch]	711
18-7. POM Program Region Start Register x (POMPROGSTARTx) [address = FFA0 4200h, FFA0 4210h, ..., FFA0 43F0h]	712
18-8. POM Overlay Region Start Register x (POMOVLSTARTx) [address = FFA0 4204h, FFA0 4214h, ..., FFA0 43F4h]	712
18-9. POM Region Size Register x (POMREGSIZEx) [address = FFA0 4208h, FFA0 4218h, ..., FFA0 43F8h] ...	713
18-10. POM Integration Control Register (POMITCTRL) [address = FFA0 4F00h]	713
18-11. POM Claim Set Register (POMCLAIMSET) [address = FFA0 4FA0h]	714
18-12. POM Claim Clear Register (POMCLAIMCLR) [address = FFA0 4FA4h]	715
18-13. POM Lock Access Register (POMLOCKACCESS) [address = FFA0 4FB0h]	716
18-14. POM Lock Status Register (POMLOCKSTATUS) [address = FFA0 4FB4h]	716
18-15. POM Authentication Status Register (POMAUTHSTATUS) [address = FFA0 4FB8h]	716
18-16. POM Device ID Register (POMDEVID) [address = FFA0 4FC8h]	717
18-17. POM Device Type Register (POMDEVTYPE) [address = FFA0 4FCCh]	717
18-18. POM Peripheral ID 4 Register (POMPERIPHERALID4) [address = FFA0 4FD0h]	718
18-19. POM Peripheral ID 5 Register (POMPERIPHERALID5) [address = FFA0 4FD4h]	718
18-20. POM Peripheral ID 6 Register (POMPERIPHERALID6) [address = FFA0 4FD8h]	719
18-21. POM Peripheral ID 7 Register (POMPERIPHERALID7) [address = FFA0 4FDCh]	719
18-22. POM Peripheral ID 0 Register (POMPERIPHERALID0) [address = FFA0 4FE0h]	720
18-23. POM Peripheral ID 1 Register (POMPERIPHERALID1) [address = FFA0 4FE4]	720
18-24. POM Peripheral ID 2 Register (POMPERIPHERALID2) [address = FFA0 4FE8h]	721
18-25. POM Peripheral ID 3 Register (POMPERIPHERALID3) [address = FFA0 4FECh]	721
18-26. POM Component ID 0 Register (POMCOMPONENTID0) [address = FFA0 4FF0h]	722
18-27. POM Component ID 1 Register (POMCOMPONENTID1) [address = FFA0 4FF4h]	722
18-28. POM Component ID 2 Register (POMCOMPONENTID2) [address = FFA0 4FF8h]	723
18-29. POM Component ID 3 Register (POMCOMPONENTID3) [address = FFA0 4FFCh]	723
19-1. Multiple ePWM Modules	726

19-2.	Submodules and Signal Connections for an ePWM Module.....	727
19-3.	Time-Base Submodule Block Diagram	731
19-4.	Time-Base Submodule Signals and Registers.....	732
19-5.	Time-Base Frequency and Period.....	734
19-6.	Time-Base Counter Synchronization Scheme	736
19-7.	Time-Base Up-Count Mode Waveforms	738
19-8.	Time-Base Down-Count Mode Waveforms	739
19-9.	Time-Base Up-Down-Count Waveforms, TBCTL[PHSDIR = 0] Count Down On Synchronization Event	740
19-10.	Time-Base Up-Down Count Waveforms, TBCTL[PHSDIR = 1] Count Up On Synchronization Event.....	741
19-11.	Counter-Compare Submodule	742
19-12.	Detailed View of the Counter-Compare Submodule	742
19-13.	Counter-Compare Event Waveforms in Up-Count Mode.....	745
19-14.	Counter-Compare Events in Down-Count Mode	746
19-15.	Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 0] Count Down On Synchronization Event	747
19-16.	Counter-Compare Events In Up-Down-Count Mode, TBCTL[PHSDIR = 1] Count Up On Synchronization Event	747
19-17.	Action-Qualifier Submodule	748
19-18.	Action-Qualifier Submodule Inputs and Outputs.....	749
19-19.	Possible Action-Qualifier Actions for EPWMxA and EPWMxB Outputs	750
19-20.	Up-Down-Count Mode Symmetrical Waveform.....	753
19-21.	Up, Single Edge Asymmetric Waveform, With Independent Modulation on EPWMxA and EPWMxB—Active High	754
19-22.	Up, Single Edge Asymmetric Waveform With Independent Modulation on EPWMxA and EPWMxB—Active Low	756
19-23.	Up-Count, Pulse Placement Asymmetric Waveform With Independent Modulation on EPWMxA.....	757
19-24.	Up-Down-Count, Dual Edge Symmetric Waveform, With Independent Modulation on EPWMxA and EPWMxB — Active Low	759
19-25.	Up-Down-Count, Dual Edge Symmetric Waveform, With Independent Modulation on EPWMxA and EPWMxB — Complementary	760
19-26.	Up-Down-Count, Dual Edge Asymmetric Waveform, With Independent Modulation on EPWMxA—Active Low	761
19-27.	Dead_Band Submodule.....	762
19-28.	Configuration Options for the Dead-Band Submodule.....	763
19-29.	Dead-Band Waveforms for Typical Cases (0% < Duty < 100%)	765
19-30.	PWM-Chopper Submodule	767
19-31.	PWM-Chopper Submodule Operational Details	768
19-32.	Simple PWM-Chopper Submodule Waveforms Showing Chopping Action Only	768
19-33.	PWM-Chopper Submodule Waveforms Showing the First Pulse and Subsequent Sustaining Pulses	769
19-34.	PWM-Chopper Submodule Waveforms Showing the Pulse Width (Duty Cycle) Control of Sustaining Pulses	770
19-35.	Trip-Zone Submodule	771
19-36.	Trip-Zone Submodule Mode Control Logic	775
19-37.	Trip-Zone Submodule Interrupt Logic	776
19-38.	Event-Trigger Submodule	777
19-39.	Event-Trigger Submodule Inter-Connectivity of ADC Start of Conversion	778
19-40.	Event-Trigger Submodule Showing Event Inputs and Prescaled Outputs	779
19-41.	Event-Trigger Interrupt Generator	780
19-42.	Event-Trigger SOCA Pulse Generator	781
19-43.	Event-Trigger SOCB Pulse Generator	781
19-44.	Digital-Compare Submodule High-Level Block Diagram	782

19-45. DCAEVT1 Event Triggering	784
19-46. DCAEVT2 Event Triggering	785
19-47. DCBEVT1 Event Triggering	785
19-48. DCBEVT2 Event Triggering	786
19-49. Event Filtering	787
19-50. Blanking Window Timing Diagram.....	787
19-51. Simplified ePWM Module	788
19-52. EPWM1 Configured as a Typical Master, EPWM2 Configured as a Slave	789
19-53. Control of Four Buck Stages. Here $F_{PWM1} \neq F_{PWM2} \neq F_{PWM3} \neq F_{PWM4}$	790
19-54. Buck Waveforms for (Note: Only three bucks shown here)	791
19-55. Control of Four Buck Stages. (Note: $F_{PWM2} = N \times F_{PWM1}$)	793
19-56. Buck Waveforms for (Note: $F_{PWM2} = F_{PWM1}$)	794
19-57. Control of Two Half-H Bridge Stages ($F_{PWM2} = N \times F_{PWM1}$)	796
19-58. Half-H Bridge Waveforms for (Note: Here $F_{PWM2} = F_{PWM1}$)	797
19-59. Control of Dual 3-Phase Inverter Stages as Is Commonly Used in Motor Control.....	799
19-60. 3-Phase Inverter Waveforms for (Only One Inverter Shown)	800
19-61. Configuring Two PWM Modules for Phase Control	801
19-62. Timing Waveforms Associated With Phase Control Between 2 Modules	802
19-63. TBCTL Register	805
19-64. TBSTS Register	807
19-65. TBPHS Register	808
19-66. TBCTR Register	809
19-67. TBPRD Register	810
19-68. CMPCTL Register	811
19-69. CMPA Register.....	813
19-70. CMPB Register.....	814
19-71. AQCTLA Register.....	815
19-72. AQCTLB Register.....	817
19-73. AQSFRC Register	819
19-74. AQCSFRC Register	820
19-75. DBCTL Register.....	821
19-76. DBRED Register	823
19-77. DBFED Register	824
19-78. TZSEL Register	825
19-79. TZDCSEL Register	827
19-80. TZCTL Register	828
19-81. TZEINT Register	829
19-82. TZFLG Register	830
19-83. TZCLR Register.....	831
19-84. TZFRC Register.....	832
19-85. ETSEL Register	833
19-86. ETPS Register	835
19-87. ETFLG Register.....	837
19-88. ETCLR Register.....	838
19-89. ETFRC Register	839
19-90. PCCTL Register.....	840
19-91. DCTRISEL Register	841
19-92. DCACTL Register.....	842
19-93. DCBCTL Register.....	843

19-94. DCFCTL Register	844
19-95. DCCAPCTL Register	845
19-96. DCFOFFSET Register	846
19-97. DCFOFFSETCNT Register	847
19-98. DCFWINDOW Register	848
19-99. DCFWINDOWCNT Register	849
19-100. DCCAP Register	850
20-1. Capture and APWM Modes of Operation	853
20-2. Capture Function Diagram	854
20-3. Event Prescale Control	855
20-4. Prescale Function Waveforms	855
20-5. Details of the Continuous/One-shot Block	856
20-6. Details of the Counter and Synchronization Block	857
20-7. Interrupts in eCAP Module	858
20-8. PWM Waveform Details Of APWM Mode Operation	859
20-9. TSCTR Register	861
20-10. CTRPHS Register	862
20-11. CAP1 Register	863
20-12. CAP2 Register	864
20-13. CAP3 Register	865
20-14. CAP4 Register	866
20-15. ECCTL1 Register	867
20-16. ECCTL2 Register	869
20-17. ECEINT Register	871
20-18. ECFLG Register	872
20-19. ECCLR Register	873
20-20. ECFRC Register	874
20-21. Capture Sequence for Absolute Time-stamp and Rising Edge Detect	876
20-22. Capture Sequence for Absolute Time-stamp With Rising and Falling Edge Detect	878
20-23. Capture Sequence for Delta Mode Time-stamp and Rising Edge Detect	880
20-24. Capture Sequence for Delta Mode Time-stamp With Rising and Falling Edge Detect	882
20-25. PWM Waveform Details of APWM Mode Operation	884
21-1. Optical Encoder Disk	886
21-2. QEP Encoder Output Signal for Forward/Reverse Movement	886
21-3. Index Pulse Example	887
21-4. Functional Block Diagram of the eQEP Peripheral	889
21-5. Functional Block Diagram of Decoder Unit	891
21-6. Quadrature Decoder State Machine	893
21-7. Quadrature-clock and Direction Decoding	893
21-8. Position Counter Reset by Index Pulse for 1000 Line Encoder (QPOSMAX = 3999 or 0xF9F)	895
21-9. Position Counter Underflow/Overflow (QPOSMAX = 4)	896
21-10. Software Index Marker for 1000-line Encoder (QEPCTL[IEL] = 1)	898
21-11. Strobe Event Latch (QEPCTL[SEL] = 1)	898
21-12. eQEP Position-compare Unit	899
21-13. eQEP Position-compare Event Generation Points	900
21-14. eQEP Position-compare Sync Output Pulse Stretcher	900
21-15. eQEP Edge Capture Unit	902
21-16. Unit Position Event for Low Speed Measurement (QCAPCTL[UPPS] = 0010)	902
21-17. eQEP Edge Capture Unit - Timing Details	903

21-18. eQEP Watchdog Timer	904
21-19. eQEP Unit Time Base.....	904
21-20. EQEP Interrupt Generation.....	905
21-21. QPOSCNT Register	907
21-22. QPOSINIT Register.....	908
21-23. QPOSMAX Register	909
21-24. QPOSCMP Register.....	910
21-25. QPOSILAT Register	911
21-26. QPOSSLAT Register	912
21-27. QPOSLAT Register.....	913
21-28. QUTMR Register.....	914
21-29. QUPRD Register.....	915
21-30. QWDTMR Register	916
21-31. QWDPRD Register	917
21-32. QDECCTL Register.....	918
21-33. QEPCTL Register.....	919
21-34. QCAPCTL Register.....	921
21-35. QPOSCTL Register.....	922
21-36. QEINT Register	923
21-37. QFLG Register	924
21-38. QCLR Register	926
21-39. QFRC Register	928
21-40. QEPSTS Register	929
21-41. QCTMR Register.....	930
21-42. QCPRD Register.....	931
21-43. QCTMRLAT Register.....	932
21-44. QCPRDLAT Register.....	933
22-1. Channel Assignments of Two ADC Cores	935
22-2. ADC Block Diagram	936
22-3. FIFO Implementation	941
22-4. Format of Conversion Result Read from FIFO, 12-bit ADC.....	942
22-5. Format of Conversion Result Read from FIFO, 10-bit ADC.....	942
22-6. ADC Memory Mapping	943
22-7. Format of Conversion Result Directly Read from ADC RAM, 12-bit ADC	943
22-8. Format of Conversion Result Directly Read from ADC RAM, 10-bit ADC	943
22-9. Conversion Results Storage.....	944
22-10. ADC Groups' Operating Mode Control and Status Registers.....	946
22-11. Example Look-Up Table Entry	948
22-12. Group1 Enhanced Channel Selection Mode Example.....	949
22-13. Self-Test and Calibration Logic	957
22-14. Mid-point Value Calculation	960
22-15. Self-Test and Calibration Logic	961
22-16. Timing for Self-Test Mode	962
22-17. Timing for Sample Capacitor Discharge Mode	963
22-18. ADC Memory Map in Parity Test Mode.....	965
22-19. GPIO Functionality of ADxEVT	965
22-20. ADRSTCR Register	970
22-21. ADOPMODECR Register.....	971
22-22. ADCLOCKCR Register	973

22-23. ADCALCR Register.....	974
22-24. ADEVMODECR Register	976
22-25. ADG1MODECR Register	979
22-26. ADG2MODECR Register	982
22-27. ADEVSRC Register	985
22-28. ADG1SRC Register	986
22-29. ADG2SRC Register	987
22-30. ADEVINTENA Register	988
22-31. ADG1INTENA Register	989
22-32. ADG2INTENA Register	990
22-33. ADEVINTFLG Register	991
22-34. ADG1INTFLG Register	992
22-35. ADG2INTFLG Register	993
22-36. ADEVTHRINTCR Register	994
22-37. ADG1THRINTCR Register	995
22-38. ADG2THRINTCR Register	996
22-39. ADEVDMACR Register	997
22-40. ADG1DMACR Register	999
22-41. ADG2DMACR Register.....	1001
22-42. ADBNDCR Register.....	1003
22-43. ADBNDEND Register.....	1004
22-44. ADEVSAMP Register	1005
22-45. ADG1SAMP Register	1006
22-46. ADG2SAMP Register	1007
22-47. ADEVSR Register.....	1008
22-48. ADG1SR Register	1009
22-49. ADG2SR Register	1010
22-50. ADEVSEL Register	1011
22-51. ADG1SEL Register	1012
22-52. ADG2SEL Register	1013
22-53. ADCALR Register	1014
22-54. ADSMSTATE Register	1015
22-55. ADLASTCONV Register.....	1016
22-56. ADEVBUFFER_0 to ADEVBUFFER_7 Register (12-bit)	1017
22-57. ADEVBUFFER_0 to ADEVBUFFER_7 Register (10-bit)	1017
22-58. ADG1BUFFER_0 to ADG1BUFFER_7 Register (12-bit)	1019
22-59. ADG1BUFFER_0 to ADG1BUFFER_7 Register (10-bit)	1019
22-60. ADG2BUFFER_0 to ADG2BUFFER_7 Register (12-bit)	1021
22-61. ADG2BUFFER_0 to ADG2BUFFER_7 Register (10-bit)	1021
22-62. ADEVEMUBUFFER Register (12-bit)	1023
22-63. ADEVEMUBUFFER Register (10-bit)	1023
22-64. ADG1EMUBUFFER Register (12-bit)	1025
22-65. ADG1EMUBUFFER Register (10-bit)	1025
22-66. ADG2EMUBUFFER Register (12-bit)	1027
22-67. ADG2EMUBUFFER Register (10-bit)	1027
22-68. ADEVTDIR Register	1029
22-69. ADEVTOUR Register	1030
22-70. ADEVTIN Register	1031
22-71. ADEVTSET Register.....	1032

22-72. ADEVTCLR Register.....	1033
22-73. ADEVTPDR Register	1034
22-74. ADEVTPDIS Register.....	1035
22-75. ADEVTPSEL Register	1036
22-76. ADEVSAMPDISEN Register.....	1037
22-77. ADG1SAMPDISEN Register.....	1038
22-78. ADG2SAMPDISEN Register.....	1039
22-79. ADMAGINT1CR Register (12-bit)	1040
22-80. ADMAGINT1CR Register (10-bit)	1040
22-81. ADMAGINT1MASK Register.....	1042
22-82. ADMAGINT2CR Register (12-bit)	1043
22-83. ADMAGINT2CR Register (10-bit)	1043
22-84. ADMAGINT2MASK Register.....	1045
22-85. ADMAGINT3CR Register (12-bit)	1046
22-86. ADMAGINT3CR Register (10-bit)	1046
22-87. ADMAGINT3MASK Register.....	1048
22-88. ADMAGINTENASET Register	1049
22-89. ADMAGINTENACLR Register	1050
22-90. ADMAGINTFLG Register	1051
22-91. ADMAGINTOFF Register	1052
22-92. ADEVFIFORESETCR Register.....	1053
22-93. ADG1FIFORESETCR Register.....	1054
22-94. ADG2FIFORESETCR Register.....	1055
22-95. ADEVDRAMWRADDR Register	1056
22-96. ADG1RAMWRADDR Register	1057
22-97. ADG2RAMWRADDR Register	1058
22-98. ADPARCR Register.....	1059
22-99. ADPARADDR Register	1060
22-100. ADPWRUPDLYCTRL Register	1061
22-101. ADEVCHNSELMODECTRL Register	1062
22-102. ADG1CHNSELMODECTRL Register	1063
22-103. ADG2CHNSELMODECTRL Register	1064
22-104. ADEVCURRCOUNT Register.....	1065
22-105. ADEVMAXCOUNT Register.....	1066
22-106. ADG1CURRCOUNT Register.....	1067
22-107. ADG1MAXCOUNT Register.....	1068
22-108. ADG2CURRCOUNT Register.....	1069
22-109. ADG2MAXCOUNT Register.....	1070
23-1. N2HET Block Diagram.....	1073
23-2. Specialized Timer Micromachine.....	1077
23-3. Program Flow Timings.....	1078
23-4. Use of the Overflow Interrupt Flag (HETEXC2)	1079
23-5. Multi-Resolution Operation Flow Example	1080
23-6. Debug Control Configuration	1081
23-7. Prescaler Configuration.....	1085
23-8. I/O Control.....	1088
23-9. N2HET Loop Resolution Structure for Each Bit	1089
23-10. Loop Resolution Instruction Execution Example	1090
23-11. HR I/O Architecture	1091

23-12. Example of HR Structure Sharing for N2HET Pins 0/1	1092
23-13. XOR-shared HR I/O.....	1093
23-14. Symmetrical PWM with XOR-sharing Output.....	1094
23-15. AND-shared HR I/O	1094
23-16. HR0 to HR1 Digital Loopback Logic: LBTYPE[0] = 0	1095
23-17. HR0 to HR1 Analog Loop Back Logic: LBTYPE[0] = 1	1096
23-18. N2HET Input Edge Detection.....	1097
23-19. ECMP Execution Timings	1098
23-20. High/Low Resolution Modes for ECMP and PWCNT	1099
23-21. PCNT Instruction Timing (With Capture Edge After HR Counter Overflow).....	1100
23-22. PCNT Instruction Timing (With Capture Edge Before HR Counter Overflow)	1100
23-23. WCAP Instruction Timing.....	1101
23-24. I/O Block Diagram Including Pull Control Logic	1102
23-25. N2HET Pin Disable Feature Diagram	1103
23-26. Suppression Filter Counter Operation	1105
23-27. Interrupt Functionality on Instruction Level	1106
23-28. Interrupt Flag/Priority Level Architecture	1107
23-29. Request Line Assignment Example.....	1108
23-30. Operation of N2HET Count Instructions.....	1109
23-31. SCNT Count Operation.....	1109
23-32. ACNT Period Variation Compensations	1110
23-33. N2HET Timings Associated with the Gap Flag (ACNT Deceleration).....	1111
23-34. N2HET Timings Associated with the Gap Flag (ACNT Acceleration)	1112
23-35. Angle Generator Principle.....	1113
23-36. Hardware Angle Generator Block Diagram	1114
23-37. Angle Tick Generation Principle	1115
23-38. New Angle Tick Generation Architecture.....	1116
23-39. Angle Generation Using Time Based Algorithm.....	1117
23-40. SCNT Stepping Compensation.....	1117
23-41. ACNT During Acceleration and Deceleration.....	1118
23-42. Singularity Check, ACNT Reset and Timing Associated	1119
23-43. Example of HWAG Start Sequence.....	1120
23-44. Code	1121
23-45. Gap Verification Criteria For a 60-2 Toothed Wheel	1122
23-46. Using the ARST Bit in a Toothed Wheel Without Singularity.....	1123
23-47. Windowing Filter for Toothed Wheel Input on Falling Active Edge	1124
23-48. Filtering During Singularity Tooth	1125
23-49. HWAG Interrupt Block Diagram	1126
23-50. Hardware Angle Generator/High End Timer Interface	1128
23-51. Angle Count Within the HWAG at Resolution Clock.....	1128
23-52. Angle Count Within the NHET With Increments	1129
23-53. Compare Without ACMP Instruction	1129
23-54. Example of ACMP Compare Within the NHET	1130
23-55. NHET Interface Block Diagram.....	1131
23-56. Global Configuration Register (HETGCR) [offset = 00h].....	1136
23-57. Prescale Factor Register (HETPFR).....	1138
23-58. N2HET Current Address (HETADDR).....	1139
23-59. Offset Index Priority Level 1 Register (HETOFF1).....	1139
23-60. Offset Index Priority Level 2 Register (HETOFF2).....	1140

23-61. Interrupt Enable Set Register (HETINTENAS)	1141
23-62. Interrupt Enable Clear (HETINTENAC)	1141
23-63. Exception Control Register (HETEXC1).....	1142
23-64. Exception Control Register 2 (HETEXC2)	1143
23-65. Interrupt Priority Register (HETPRY)	1144
23-66. Interrupt Flag Register (HETFLG).....	1144
23-67. AND Share Control Register (HETAND)	1145
23-68. HR Share Control Register (HETHRSH)	1146
23-69. XOR Share Control Register (HETXOR).....	1147
23-70. Request Enable Set Register (HETREQENS)	1148
23-71. Request Enable Clear Register (HETREQENC)	1148
23-72. Request Destination Select Register (HETREQDS) [offset = FFF7 B844h].....	1149
23-73. N2HET Direction Register (HETDIR)	1150
23-74. N2HET Data Input Register (HETDIN)	1151
23-75. N2HET Data Output Register (HETDOUT)	1151
23-76. N2HET Data Set Register (HETDSET).....	1152
23-77. N2HET Data Clear Register (HETDCLR)	1152
23-78. N2HET Open Drain Register (HETPDR)	1153
23-79. N2HET Pull Disable Register (HETPULDIS)	1153
23-80. N2HET Pull Select Register (HETPSL)	1154
23-81. Parity Control Register (HETPCR)	1155
23-82. Parity Address Register (HETPAR).....	1156
23-83. Parity Pin Register (HETPPR).....	1157
23-84. Suppression Filter Preload Register (HETSFPRLD)	1158
23-85. Suppression Filter Enable Register (HETSFENA)	1158
23-86. Loop Back Pair Select Register (HETLBPSEL)	1159
23-87. Loop Back Pair Direction Register (HETLBPDIR)	1160
23-88. N2HET Pin Disable Register (HETPINDIS).....	1161
23-89. HWAG Pin Select Register (HWAPINSEL)	1163
23-90. HWAG Global Control Register 0 (HWAGCR0).....	1164
23-91. HWAG Global Control Register 1 (HWAGCR1).....	1164
23-92. HWAG Global Control Register 2 (HWAGCR2).....	1165
23-93. HWAG Interrupt Enable Set Register (HWAENASET)	1166
23-94. HWAG Interrupt Enable Clear Register (HWAENACLR)	1167
23-95. HWAG Interrupt Level Set Register (HWALVLSET).....	1168
23-96. HWAG Interrupt Level Clear Register (HWALVLCLR)	1168
23-97. HWAG Interrupt Flag Register (HWAFLG)	1169
23-98. HWAG Interrupt Offset Register 0 (HWAOFF0).....	1170
23-99. HWAG Interrupt Offset Register 1 (HWAOFF1).....	1171
23-100. HWAG Angle Value Register (HWAACNT)	1172
23-101. HWAG Previous Tooth Period Value Register (HWAPCNT1)	1173
23-102. HWAG Current Tooth Period Value Register (HWAPCNT)	1173
23-103. HWAG Step Width Register (HWASTWD)	1174
23-104. HWAG Teeth Number Register (HWATHNB).....	1175
23-105. HWAG Current Teeth Number Register (HWATHVL)	1175
23-106. HWAG Filter Register (HWAFIL).....	1176
23-107. HWAG Filter Register 2 (HWAFIL2).....	1176
23-108. HWAG Angle Increment Register (HWAANGI)	1177
23-109. ACMP Program Field (P31:P0)	1183

23-110. ACMP Control Field (C31:C0).....	1183
23-111. ACMP Data Field (D31:D0).....	1183
23-112. ACNT Program Field (P31:P0).....	1185
23-113. ACNT Control Field (C31:C0)	1185
23-114. ACNT Data Field (D31:D0)	1185
23-115. ADCNST Program Field (P31:P0)	1188
23-116. ADCNST Control Field (C31:C0)	1188
23-117. ADCNST Data Field (D31:D0)	1188
23-118. ADCNST Operation If Remote Data Field[31:7] Is Not Zero	1189
23-119. ADCNST Operation if Remote Data Field [31:7] Is Zero	1189
23-120. ADC, ADD, AND, OR, SBB, SUB, XOR Program Field (P31:P0).....	1190
23-121. ADC, ADD, AND, OR, SBB, SUB, XOR Control Field (C31:C0)	1190
23-122. ADC, ADD, AND, OR, SBB, SUB, XOR Data Field (D31:D0)	1190
23-123. ADM32 Program Field (P31:P0)	1196
23-124. ADM32 Control Field (C31:C0)	1196
23-125. ADM32 Data Field (D31:D0)	1196
23-126. ADM32 Add and Move Operation for IM®TOREG (Case 00).....	1198
23-127. ADM32 Add and Move Operation for REM®TOREG (Case 01).....	1198
23-128. APCNT Program Field (P31:P0)	1199
23-129. APCNT Control Field (C31:C0)	1199
23-130. APCNT Data Field (D31:D0)	1199
23-131. BR Program Field (P31:P0)	1202
23-132. BR Control Field (C31:C0).....	1202
23-133. BR Data Field (D31:D0).....	1202
23-134. CNT Program Field (P31:P0).....	1204
23-135. CNT Control Field (C31:C0)	1204
23-136. CNT Data Field (D31:D0)	1204
23-137. DADM64 Program Field (P31:P0)	1208
23-138. DADM64 Control Field (C31:C0).....	1208
23-139. DADM64 Data Field (D31:D0).....	1208
23-140. DADM64 Add and Move Operation	1208
23-141. DJZ Program Field (P31:P0)	1210
23-142. DJZ Control Field (C31:C0).....	1210
23-143. DJZ Data Field (D31:D0).....	1210
23-144. ECMP Program Field (P31:P0)	1212
23-145. ECMP Control Field (C31:C0).....	1212
23-146. ECMP Data Field (D31:D0).....	1212
23-147. ECNT Program Field (P31:P0).....	1215
23-148. ECNT Control Field (C31:C0)	1215
23-149. ECNT Data Field (D31:D0)	1215
23-150. MCMP Program Field (P31:P0)	1217
23-151. MCMP Control Field (C31:C0)	1217
23-152. MCMP Data Field (D31:D0)	1217
23-153. MOV32 Program Field (P31:P0)	1220
23-154. MOV32 Control Field (C31:C0)	1220
23-155. MOV32 Data Field (D31:D0)	1220
23-156. MOV32 Move Operation for IMTOREG (Case 00)	1221
23-157. MOV32 Move Operation for IMTOREG&REM (Case 01)	1222
23-158. MOV32 Move Operation for REGTOREM (Case 10)	1222

23-159. MOV32 Move Operation for REMTOREG (Case 11)	1222
23-160. MOV64 Program Field (P31:P0)	1225
23-161. MOV64 Control Field (C31:C0)	1225
23-162. MOV64 Data Field (D31:D0)	1225
23-163. MOV64 Move Operation	1225
23-164. PCNT Program Field (P31:P0)	1227
23-165. PCNT Control Field (C31:C0)	1227
23-166. PCNT Data Field (D31:D0)	1227
23-167. PWCNT Program Field (P31:P0)	1230
23-168. PWCNT Control Field (C31:C0)	1230
23-169. PWCNT Data Field (D31:D0)	1230
23-170. RADM64 Program Field (P31:P0)	1234
23-171. RADM64 Control Field (C31:C0)	1234
23-172. RADM64 Data Field (D31:D0)	1234
23-173. RADM64 Add and Move Operation	1234
23-174. RCNT Program Field (P31:P0)	1236
23-175. RCNT Control Field (C31:C0)	1236
23-176. RCNT Data Field (D31:D0)	1236
23-177. SCMP Program Field (P31:P0)	1238
23-178. SCMP Control Field (C31:C0)	1238
23-179. SCMP Data Field (D31:D0)	1238
23-180. SCNT Program Field (P31:P0)	1240
23-181. SCNT Control Field (C31:C0)	1240
23-182. SCNT Data Field (D31:D0)	1240
23-183. SHFT Program Field (P31:P0)	1242
23-184. SHFT Control Field (C31:C0)	1242
23-185. SHFT Data Field (D31:D0)	1242
23-186. WCAP Program Field (P31:P0)	1245
23-187. WCAP Control Field (C31:C0)	1245
23-188. WCAP Data Field (D31:D0)	1245
23-189. WCAPE Program Field (P31:P0)	1247
23-190. WCAPE Control Field (C31:C0)	1247
23-191. WCAPE Data Field (D31:D0)	1247
24-1. System Block Diagram	1251
24-2. HTU Block Diagram	1252
24-3. Example of a HTU Transfer	1252
24-4. Single Buffer Timing and Memory Representation	1254
24-5. Timing Example for Circular Buffer Mode	1254
24-6. Dual Buffer Timing	1255
24-7. Timing Example for Auto Switch Buffer Mode	1256
24-8. Timing for Disabling Control Packets	1257
24-9. Timing Example Including Lost Requests	1258
24-10. Timing that Generates No Request Lost Error	1259
24-11. Timing that Generates a Request Lost Error	1259
24-12. Timing Example for Two WCAP Instructions	1260
24-13. Timing of the WCAP, ECNT, PCNT Example	1263
24-14. Global Control Register (HTU GC) [offset = 00]	1267
24-15. Control Packet Enable Register (HTU CPENA) [offset = 04h]	1268
24-16. Control Packet (CP) Busy Register 0 (HTU BUSY0) [offset = 08h]	1269

24-17. Control Packet (CP) Busy Register 1 (HTU BUSY1) [offset = 0Ch]	1270
24-18. Control Packet (CP) Busy Register 2 (HTU BUSY2) [offset = 10h]	1270
24-19. Control Packet (CP) Busy Register 3 (HTU BUSY3) [offset = 14h]	1271
24-20. Active Control Packet and Error Register (HTU ACPE) [offset = 18h]	1271
24-21. Request Lost and Bus Error Control Register (HTU RLBECTRL) [offset = 20h]	1273
24-22. Buffer Full Interrupt Enable Set Register (HTU BFINTS) [offset = 24h]	1274
24-23. Buffer Full Interrupt Enable Clear Register (HTU BFINTC) [offset = 28h]	1274
24-24. Interrupt Mapping Register (HTU INTMAP) [offset = 2Ch]	1275
24-25. Interrupt Offset Register 0 (HTU INTOFF0) [offset = 34h]	1276
24-26. Interrupt Offset Register 1 (HTU INTOFF1) [offset = 38h]	1277
24-27. Buffer Initialization Mode Register (HTU BIM) [offset = 3Ch]	1278
24-28. Request Lost Flag Register (HTU RLOSTFL) [offset = 40h]	1280
24-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) [offset = 44h]	1280
24-30. BER Interrupt Flag Register (HTU BERINTFL) [offset = 48h]	1281
24-31. Memory Protection 1 Start Address Register (HTU MP1S) [offset = 4Ch]	1282
24-32. Memory Protection 1 End Address Register (HTU MP1E) [offset = 50h]	1282
24-33. Debug Control Register (HTU DCTRL) [offset = 54h]	1283
24-34. Watch Point Register (HTU WPR) [offset = 58h]	1284
24-35. Watch Mask Register (HTU WMR) [offset = 5Ch]	1284
24-36. Module Identification Register (HTU ID) [offset = 60h]	1285
24-37. Parity Control Register (HTU PCR) [offset = 64h]	1286
24-38. Parity Address Register (HTU PAR) [offset = 68h]	1287
24-39. Memory Protection Control and Status Register (HTU MPCS) [offset = 70h]	1288
24-40. Memory Protection Start Address Register 0 (HTU MP0S) [offset = 74h]	1291
24-41. Memory Protection End Address Register (HTU MP0E) [offset = 78h]	1291
24-42. Initial Full Address A Register (HTU IFADDRA)	1293
24-43. Initial Full Address B Register (HTU IFADDRB)	1293
24-44. Initial N2HET Address and Control Register (HTU IHADDRCT)	1294
24-45. Initial Transfer Count Register (HTU ITCOUNT)	1295
24-46. Current Full Address A Register (HTU CFADDRA)	1296
24-47. Current Full Address B Register (HTU CFADDRB)	1297
24-48. Current Frame Count Register (HTU CFCOUNT)	1298
25-1. I/O Function Quick Start Flow Chart	1303
25-2. Interrupt Generation Function Quick Start Flow Chart	1304
25-3. GIO Module Diagram	1305
25-4. GIO Block Diagram	1307
25-5. GIO Global Control Register (GIOGCR0) [offset = 00h]	1310
25-6. GIO Interrupt Detect Register (GIOINTDET) [offset = 08h]	1311
25-7. GIO Interrupt Polarity Register (GIOPOL) [offset = 0Ch]	1312
25-8. GIO Interrupt Enable Set Register (GIOENASET) [offset = 10h]	1313
25-9. GIO Interrupt Enable Clear Register (GIOENACLR) [offset = 14h]	1314
25-10. GIO Interrupt Priority Register (GIOLVLSET) [offset = 18h]	1315
25-11. GIO Interrupt Priority Register (GIOLVLCLR) [offset = 1Ch]	1317
25-12. GIO Interrupt Flag Register (GIOFLG) [offset = 20h]	1318
25-13. GIO Offset 1 Register (GIOOFF1) [offset = 24h]	1319
25-14. GIO Offset 2 Register (GIOOFF2) [offset = 28h]	1320
25-15. GIO Emulation 1 Register (GIOEMU1) [offset = 2Ch]	1321
25-16. GIO Emulation 2 Register (GIOEMU2) [offset = 30h]	1322
25-17. GIO Data Direction Registers (GODIR[A-B]) [offset = 34h, 54h]	1323

25-18. GIO Data Input Registers (GIODIN[A-B]) [offset = 38h, 58h]	1323
25-19. GIO Data Output Registers (GIODOUT[A-B]) [offset = 3Ch, 5Ch]	1324
25-20. GIO Data Set Registers (GIODSET[A-B]) [offset = 40h, 60h]	1324
25-21. GIO Data Clear Registers (GIODCLR[A-B]) [offset = 44h, 64h]	1325
25-22. GIO Open Drain Registers (GIOPDR[A-B]) [offset = 48h, 68h]	1325
25-23. GIO Pull Disable Registers (GIOPULDIS[A-B]) [offset = 4Ch, 6Ch]	1326
25-24. GIO Pull Select Registers (GIOPSL[A-B]) [offset = 50h, 70h]	1326
26-1. Block Diagram	1330
26-2. Bit Timing	1332
26-3. CAN Bit-timing Configuration	1336
26-4. Structure of a Message Object	1338
26-5. Message RAM Representation in Debug/Suspend Mode	1341
26-6. Message RAM Representation in RAM Direct Access Mode	1341
26-7. Data Transfer Between IF1 / IF2 Registers and Message RAM	1343
26-8. Initialization of a Transmit Object	1345
26-9. Initialization of a Single Receive Object for Data Frames	1345
26-10. Initialization of a Single Receive Object for Remote Frames	1346
26-11. CPU Handling of a FIFO Buffer (Interrupt Driven)	1351
26-12. CAN Interrupt Topology 1	1354
26-13. CAN Interrupt Topology 2	1355
26-14. Local Power-Down Mode Flow Diagram	1357
26-15. CAN Core in Silent Mode	1358
26-16. CAN Core in Loop Back Mode	1359
26-17. CAN Core in External Loop Back Mode	1360
26-18. CAN Core in Loop Back Combined with Silent Mode	1361
26-19. CAN Control Register (DCAN CTL) [offset = 00]	1365
26-20. Error and Status Register (DCAN ES) [offset = 04h]	1367
26-21. Error Counter Register (DCAN ERRC) [offset = 08h]	1369
26-22. Bit Timing Register (DCAN BTR) [offset = 0Ch]	1370
26-23. Interrupt Register (DCAN INT) [offset = 10h]	1371
26-24. Test Register (DCAN TEST) [offset = 14h]	1372
26-25. Parity Error Code Register (DCAN PERR) [offset = 1Ch]	1373
26-26. Core Release Register (DCAN REL) [offset = 20h]	1373
26-27. Auto-Bus-On Time Register (DCAN ABOTR) [offset = 80h]	1374
26-28. Transmission Request X Register (DCAN TXRQ X) [offset = 84h]	1374
26-29. Transmission Request 12 Register [offset = 88h]	1375
26-30. Transmission Request 34 Register [offset = 8Ch]	1375
26-31. Transmission Request 56 Register [offset = 90h]	1375
26-32. Transmission Request 78 Register [offset = 94h]	1375
26-33. New Data X Register (DCAN NWDAT X) [offset = 98h]	1376
26-34. New Data 12 Register [offset = 9Ch]	1377
26-35. New Data 34 Register [offset = A0h]	1377
26-36. New Data 56 Register [offset = A4h]	1377
26-37. New Data 78 Register [offset = A8h]	1377
26-38. Interrupt Pending X Register (DCAN INTPND X) [offset = ACh]	1378
26-39. Interrupt Pending 12 Register [offset = B0h]	1379
26-40. Interrupt Pending 34 Register [offset = B4h]	1379
26-41. Interrupt Pending 56 Register [offset = B8h]	1379
26-42. Interrupt Pending 78 Register [offset = BCh]	1379

26-43. Message Valid X Register (DCAN MSGVAL X) [offset = C0h].....	1380
26-44. Message Valid 12 Register [offset = C4h]	1381
26-45. Message Valid 34 Register [offset = C8h]	1381
26-46. Message Valid 56 Register [offset = CCh]	1381
26-47. Message Valid 78 Register [offset = D0h]	1381
26-48. Interrupt Multiplexer 12 Register [offset = D8h]	1382
26-49. Interrupt Multiplexer 34 Register [offset = DCh].....	1382
26-50. Interrupt Multiplexer 56 Register [offset = E0h]	1382
26-51. Interrupt Multiplexer 78 Register [offset = E4h]	1382
26-52. IF1 Command Registers (DCAN IF1CMD) [offset = 100h]	1383
26-53. IF2 Command Registers (DCAN IF2CMD) [offset = 120h]	1383
26-54. IF1 Mask Register (DCAN IF1MSK) [offset = 104h]	1386
26-55. IF2 Mask Register (DCAN IF2MSK) [offset = 124h]	1386
26-56. IF1 Arbitration Register (DCAN IF1ARB) [offset = 108h]	1387
26-57. IF2 Arbitration Register (DCAN IF2ARB) [offset = 128h]	1387
26-58. IF1 Message Control Register (DCAN IF1MCTL) [offset = 10Ch]	1388
26-59. IF2 Message Control Register (DCAN IF2MCTL) [offset = 12Ch]	1388
26-60. IF1 Data A Register (DCAN IF1DATA) [offset = 110h].....	1390
26-61. IF1 Data B Register (DCAN IF1DATB) [offset = 114h].....	1390
26-62. IF2 Data A Register (DCAN IF2DATA) [offset = 130h].....	1390
26-63. IF2 Data B Register (DCAN IF2DATB) [offset = 134h].....	1390
26-64. IF3 Observation Register (DCAN IF3OBS) [offset = 140h]	1391
26-65. IF3 Mask Register (DCAN IF3MSK) [offset = 144h]	1393
26-66. IF3 Arbitration Register (DCAN IF3ARB) [offset = 148h]	1394
26-67. IF3 Message Control Register (DCAN IF3MCTL) [offset = 14Ch]	1395
26-68. IF3 Data A Register (DCAN IF3DATA) [offset = 150h].....	1396
26-69. IF3 Data B Register (DCAN IF3DATB) [offset = 154h].....	1396
26-70. IF3 Update Enable 12 Register [offset = 160h]	1397
26-71. IF3 Update Enable 34 Register [offset = 164h]	1397
26-72. IF3 Update Enable 56 Register [offset = 168h]	1397
26-73. IF3 Update Enable 78 Register [offset = 16Ch]	1397
26-74. CAN TX IO Control Register (DCAN TIOC) [offset = 1E0h]	1398
26-75. CAN RX IO Control Register (DCAN RIOC) [offset = 1E4h]	1399
27-1. SPI Functional Logic Diagram	1405
27-2. SPI Three-Pin Operation	1406
27-3. Operation with $\overline{\text{SPIC}}\text{S}$	1407
27-4. Operation with $\overline{\text{SPIEN}}\text{A}$	1408
27-5. SPI Five-Pin Option with $\overline{\text{SPIEN}}\text{A}$ and $\overline{\text{SPIC}}\text{S}$	1409
27-6. Format for Transmitting an 12-Bit Word.....	1410
27-7. Format for Receiving an 10-Bit Word.....	1410
27-8. Clock Mode with Polarity = 0 and Phase = 0	1411
27-9. Clock Mode with Polarity = 0 and Phase = 1	1411
27-10. Clock Mode with Polarity = 1 and Phase = 0	1412
27-11. Clock Mode with Polarity = 1 and Phase = 1	1412
27-12. Five Bits per Character (5-Pin Option)	1413
27-13. Typical Diagram when a Buffer in Master is in CSHOLD Mode (SPI-SPI)	1415
27-14. Block Diagram Shift Register, MSB First.....	1417
27-15. Block Diagram Shift Register, LSB First	1417
27-16. 2-data Line Mode (Phase 0, Polarity 0)	1420

27-17. Two-Pin Parallel Mode Timing Diagram (Phase 0, Polarity 0)	1420
27-18. 4-Data Line Mode (Phase 0, Polarity 0)	1421
27-19. 4 Pins Parallel Mode Timing Diagram (Phase 0, Polarity 0).....	1421
27-20. 8-data Line Mode (Phase 0, Polarity 0)	1422
27-21. 8 Pins Parallel Mode Timing Diagram (Phase 0, Polarity 0).....	1423
27-22. I/O Paths during I/O Loopback Modes	1425
27-23. TG Interrupt Structure	1428
27-24. SPIFLG Interrupt Structure.....	1428
27-25. DMA Channel and Request Line (Logical) Structure in Multi-buffer Mode	1429
27-26. SPI Global Control Register 0 (SPIGCR0) [offset = 00].....	1433
27-27. SPI Global Control Register 1 (SPIGCR1) [offset = 04h]	1434
27-28. SPI Interrupt Register (SPIINT0) [offset = 08h]	1435
27-29. SPI Interrupt Level Register (SPIILVL) [offset = 0Ch].....	1437
27-30. SPI Flag Register (SPIFLG) [offset = 10h]	1438
27-31. SPI Pin Control Register 0 (SPIPC0) [offset = 14h]	1441
27-32. SPI Pin Control Register 1 (SPIPC1) [offset = 18h]	1442
27-33. SPI Pin Control Register 2 (SPIPC2) [offset = 1Ch].....	1444
27-34. SPI Pin Control Register 3 (SPIPC3) [offset = 20h]	1445
27-35. SPI Pin Control Register 4 (SPIPC4) [offset = 24h]	1446
27-36. SPI Pin Control Register 5 (SPIPC5) [offset = 28h]	1448
27-37. SPI Pin Control Register 6 (SPIPC6) [offset = 2Ch]	1449
27-38. SPI Pin Control Register 7 (SPIPC7) [offset = 30h]	1451
27-39. SPI Pin Control Register 8 (SPIPC8) [offset = 34h]	1452
27-40. SPI Transmit Data Register 0 (SPIDAT0) [offset = 38h]	1453
27-41. SPI Transmit Data Register 1 (SPIDAT1) [offset = 3Ch].....	1455
27-42. SPI Receive Buffer Register (SPIBUF) [offset = 40h]	1458
27-43. SPI Emulation Register (SPIEMU) [offset = 44h]	1460
27-44. SPI Delay Register (SPIDELAY) [offset = 48h]	1460
27-45. Example: $t_{C2TDELAY} = 8 \text{ VCLK Cycles}$	1462
27-46. Example: $t_{T2CDELAY} = 4 \text{ VCLK Cycles}$	1462
27-47. Transmit-Data-Finished-to-ENA-Inactive-Timeout	1462
27-48. Chip-Select-Active-to-ENA-Signal-Active-Timeout.....	1462
27-49. SPI Default Chip Select Register (SPIDEF) [offset = 4Ch]	1463
27-50. SPI Data Format Registers (SPIFMT[3:0]) [offset = 5Ch-50h]	1464
27-51. Interrupt Vector 0 (INTVECT0) [offset = 60h]	1466
27-52. Interrupt Vector 1 (INTVECT1) [offset = 64h].....	1467
27-53. SPI Pin Control Register 9 (SPIPC9) [offset = 68h]	1469
27-54. Parallel/Modulo Mode Control Register (SPIPMCTRL) [offset = 6Ch]	1470
27-55. Multi-buffer Mode Enable Register (MIBSPIE) [offset = 70h].....	1473
27-56. TG Interrupt Enable Set Register (TGITENST) [offset = 74h].....	1474
27-57. TG Interrupt Enable Clear Register (TGITENCR) [offset = 78h].....	1475
27-58. Transfer Group Interrupt Level Set Register (TGITLVST) [offset = 7Ch]	1476
27-59. Transfer Group Interrupt Level Clear Register (TGITLVCR) [offset = 80h].....	1477
27-60. Transfer Group Interrupt Flag Register (TGINTFLG) [offset = 84h]	1478
27-61. Tick Counter Operation.....	1479
27-62. Tick Count Register (TICKCNT) [offset = 90h]	1479
27-63. Last TG End Pointer (LTGPEND) [offset = 94h]	1480
27-64. MibSPI TG Control Registers (TGxCTRL) [offsets = 98h-D4h]	1481
27-65. DMA Channel Control Register (DMAxCTRL) [offset = D8h-F4h]	1484

27-66. DMAxCOUNT Register (ICOUNT) [offset = F8h-114h]	1486
27-67. DMA Large Count Register (DMACNTLEN) [offset = 118h].....	1487
27-68. Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL) [offset = 120h].....	1487
27-69. Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT) [offset = 124h].....	1488
27-70. RXRAM Uncorrectable Parity Error Address Register (UERRADDR1) [offset = 128h].....	1489
27-71. TXRAM Uncorrectable Parity Error Address Register (UERRADDR0) [offset = 12Ch].....	1490
27-72. RXRAM Overrun Buffer Address Register (RXOVRN_BUF_ADDR) [offset = 130h].....	1491
27-73. I/O-Loopback Test Control Register (IOLPBKTSTCR) [offset = 134h].....	1492
27-74. SPI Extended Prescale Register 1 (EXTENDED_PRESCALE1 for SPIFMT0 and SPIFMT1) [offset = 138h]	1494
27-75. SPI Extended Prescale Register 2 (EXTENDED_PRESCALE2 for SPIFMT2 and SPIFMT3) [offset = 13Ch].....	1496
27-76. Multi-Buffer RAM Configuration	1498
27-77. Multi-Buffer RAM Transmit Data Register (TXRAM) [offset = RAM Base + 0h-1FFh]	1500
27-78. Multi-Buffer RAM Receive Buffer Register (RXRAM) [offset = RAM Base + 200h-3FFh]	1503
27-79. Memory Map for Parity Locations During Normal and Test Mode	1506
27-80. Example of Memory-Mapped Parity Locations During Test Mode.....	1507
27-81. SPI/MibSPI Pins During Master Mode 3-pin Configuration	1508
27-82. SPI/MibSPI Pins During Master Mode 4-pin with $\overline{\text{SPICS}}$ Configuration	1508
27-83. SPI/MibSPI Pins During Master Mode 4-pin with $\overline{\text{SPIENA}}$ Configuration.....	1509
27-84. SPI/MibSPI Pins During Master/Slave Mode with 5-pin Configuration.....	1509
27-85. SPI/MibSPI Pins During Slave Mode 3-pin Configuration	1510
27-86. SPI/MibSPI Pins During Slave Mode 4-pin with $\overline{\text{SPIENA}}$ Configuration	1510
27-87. SPI/MibSPI Pins During Slave Mode in 5-pin Configuration - (Single Slave)	1510
27-88. SPI/MibSPI Pins During Slave Mode in 5-pin Configuration - (Single/Multi Slave).....	1510
28-1. Detailed SCI Block Diagram	1516
28-2. SCI/LIN Block Diagram	1517
28-3. Typical SCI Data Frame Formats	1518
28-4. Asynchronous Communication Bit Timing	1519
28-5. Superfractional Divider Example	1521
28-6. Idle-Line Multiprocessor Communication Format	1523
28-7. Address-Bit Multiprocessor Communication Format.....	1523
28-8. Receive Buffers.....	1524
28-9. Transmit Buffers	1525
28-10. General Interrupt Scheme.....	1526
28-11. Interrupt Generation for Given Flags	1527
28-12. LIN Protocol Message Frame Format: Master Header and Slave Response	1534
28-13. Header 3 Fields: Synch Break, Synch, and ID	1534
28-14. Response Format of LIN Message Frame	1535
28-15. Message Header in Terms of T_{bit}	1538
28-16. ID Field	1538
28-17. Measurements for Synchronization	1540
28-18. Synchronization Validation Process and Baud Rate Adjustment	1541
28-19. Optional Embedded Checksum in Response for Extended Frames	1542
28-20. Checksum Compare and Send for Extended Frames.....	1543
28-21. TXRX Error Detector	1545
28-22. Classic Checksum Generation at Transmitting Node	1546
28-23. LIN 2.0-Compliant Checksum Generation at Transmitting Node	1546
28-24. ID Reception, Filtering and Validation	1548

28-25. LIN Message Frame Showing LIN Interrupt Timing and Sequence	1551
28-26. Wakeup Signal Generation	1555
28-27. SCI Global Control Register 0 (SCIGCR0) [offset = 00]	1558
28-28. SCI Global Control Register 1 (SCIGCR1) [offset = 04h]	1559
28-29. SCI Global Control Register 2 (SCIGCR2) [offset = 08h]	1563
28-30. SCI Set Interrupt Register (SCISSETINT) [offset = 0Ch]	1565
28-31. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h]	1568
28-32. SCI Set Interrupt Level Register (SCISSETINTLVL) [offset = 14h]	1572
28-33. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h]	1575
28-34. SCI Flags Register (SCIFLR) [offset = 1Ch]	1578
28-35. SCI Interrupt Vector Offset 0 (SCIINTVECT0) [offset = 20h]	1585
28-36. SCI Interrupt Vector Offset 1 (SCIINTVECT1) [offset = 24h]	1585
28-37. SCI Format Control Register (SCIFORMAT) [offset = 28h]	1586
28-38. Baud Rate Selection Register (BRS) [offset = 2Ch]	1587
28-39. Receiver Emulation Data Buffer (SCIED) [offset = 30h]	1588
28-40. Receiver Data Buffer (SCIRD) [offset = 34h]	1589
28-41. Transmit Data Buffer Register (SCITD) [offset = 38h]	1590
28-42. SCI Pin I/O Control Register 0 (SCIPIO0) [offset = 3Ch]	1590
28-43. SCI Pin I/O Control Register 1 (SCIPIO1) [offset = 40h]	1591
28-44. SCI Pin I/O Control Register 2 (SCIPIO2) [offset = 44h]	1592
28-45. SCI Pin I/O Control Register 3 (SCIPIO3) [offset = 48h]	1593
28-46. SCI Pin I/O Control Register 4 (SCIPIO4) [offset = 4Ch]	1594
28-47. SCI Pin I/O Control Register 5 (SCIPIO5) [offset = 50h]	1595
28-48. SCI Pin I/O Control Register 6 (SCIPIO6) [offset = 54h]	1596
28-49. SCI Pin I/O Control Register 7 (SCIPIO7) [offset = 58h]	1597
28-50. SCI Pin I/O Control Register 8 (SCIPIO8) [offset = 5Ch]	1597
28-51. LIN Compare Register (LINCOMPARE) [offset = 60h]	1598
28-52. LIN Receive Buffer 0 Register (LINRD0) [offset = 64h]	1599
28-53. LIN Receive Buffer 1 Register (RD1) [offset = 68h]	1599
28-54. LIN Mask Register (LINMASK) [offset = 6Ch]	1600
28-55. LIN Identification Register (LINID) [offset = 70h]	1601
28-56. LIN Transmit Buffer 0 Register (LINTD0) [offset = 74h]	1602
28-57. LIN Transmit Buffer 1 Register (LINTD1) [offset = 78h]	1602
28-58. Maximum Baud Rate Selection Register (MBRS) [offset = 7Ch]	1603
28-59. Input/Output Error Enable Register (IODFTCTRL) [offset = 90h]	1604
28-60. GPIO Functionality	1606
29-1. Detailed SCI Block Diagram	1610
29-2. Typical SCI Data Frame Formats	1611
29-3. Asynchronous Communication Bit Timing	1612
29-4. Idle-Line Multiprocessor Communication Format	1614
29-5. Address-Bit Multiprocessor Communication Format	1615
29-6. General Interrupt Scheme	1616
29-7. Interrupt Generation for Given Flags	1617
29-8. SCI Global Control Register 0 (SCIGCR0) [offset = 00]	1624
29-9. SCI Global Control Register 1 (SCIGCR1) [offset = 04h]	1625
29-10. SCI Set Interrupt Register (SCISSETINT) [offset = 0Ch]	1628
29-11. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h]	1630
29-12. SCI Set Interrupt Level Register (SCISSETINTLVL) [offset = 14h]	1632
29-13. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h]	1633

29-14. SCI Flags Register (SCIFLR) [offset = 1Ch]	1635
29-15. SCI Interrupt Vector Offset 0 (SCIINTVECT0) [offset = 20h]	1639
29-16. SCI Interrupt Vector Offset 1 (SCIINTVECT1) [offset = 24h]	1639
29-17. SCI Format Control Register (SCIFORMAT) [offset = 28h]	1640
29-18. Baud Rate Selection Register (BRS) [offset = 2Ch]	1641
29-19. Receiver Emulation Data Buffer (SCIED) [offset = 30h]	1642
29-20. Receiver Data Buffer (SCIRD) [offset = 34h]	1642
29-21. Transmit Data Buffer Register (SCITD) [offset = 38h]	1643
29-22. SCI Pin I/O Control Register 0 (SCIPIO0) [offset = 3Ch]	1643
29-23. SCI Pin I/O Control Register 1 (SCIPIO1) [offset = 40h]	1644
29-24. SCI Pin I/O Control Register 2 (SCIPIO2) [offset = 44h]	1645
29-25. SCI Pin I/O Control Register 3 (SCIPIO3) [offset = 48h]	1646
29-26. SCI Pin I/O Control Register 4 (SCIPIO4) [offset = 4Ch]	1647
29-27. SCI Pin I/O Control Register 5 (SCIPIO5) [offset = 50h]	1648
29-28. SCI Pin I/O Control Register 6 (SCIPIO6) [offset = 54h]	1649
29-29. SCI Pin I/O Control Register 7 (SCIPIO7) [offset = 58h]	1650
29-30. SCI Pin I/O Control Register 8 (SCIPIO8) [offset = 5Ch]	1650
29-31. Input/Output Error Enable Register (IODFTCTRL) [offset = 90h]	1651
29-32. GPIO Functionality	1653
30-1. Multiple I2C Modules Connection Diagram	1656
30-2. Simple I2C Block Diagram	1658
30-3. Clocking Diagram for the I2C Module	1659
30-4. Bit Transfer on the I2C Bus	1660
30-5. I2C Module START and STOP Conditions	1661
30-6. I2C Module Data Transfer	1661
30-7. I2C Module 7-Bit Addressing Format	1662
30-8. I2C Module 10-bit Addressing Format	1662
30-9. I2C Module 7-Bit Addressing Format with Repeated START	1662
30-10. I2C Module in Free Data Format	1663
30-11. Arbitration Procedure Between Two Master Transmitters	1666
30-12. Synchronization of Two I2C Clock Generators During Arbitration	1667
30-13. I2C Own Address Manager Register (I2COAR) [offset = 00h]	1672
30-14. I2C Interrupt Mask Register (I2CIMR) [offset = 04h]	1673
30-15. I2C Status Register (I2CSR) [offset = 08h]	1674
30-16. I2C Clock Divider Low Register (I2CCKL) [offset = 0Ch]	1677
30-17. I2C Clock Control High Register (I2CCKH) [offset = 10h]	1677
30-18. I2C Data Count Register (I2CCNT) [offset = 14h]	1678
30-19. I2C Data Receive Register (I2CDRR) [offset = 18h]	1678
30-20. I2C Slave Address Register (I2CSAR) [offset = 1Ch]	1679
30-21. I2C Data Transmit Register (I2CDXR) [offset = 20h]	1679
30-22. I2C Mode Register (I2CMDR) [offset = 24h]	1680
30-23. Typical Timing Diagram of Repeat Mode	1682
30-24. I2C Interrupt Vector Register (I2CIVR) [offset = 28h]	1683
30-25. I2C Extended Mode Register (I2CEMDR) [offset = 2Ch]	1684
30-26. I2C Prescale Register (I2CPSC) [offset = 30h]	1684
30-27. I2C Peripheral ID Register 1 (I2CPID1) [offset = 34h]	1685
30-28. I2C Peripheral ID Register 2 (I2CPID2) [offset = 38h]	1685
30-29. I2C DMA Control Register (I2CDMACR) [offset = 3Ch]	1686
30-30. I2C Pin Function Register (I2CPFNC) [offset = 48h]	1686

30-31. I2C Pin Direction Register (I2CPDIR) [offset = 4Ch]	1687
30-32. I2C Data Input Register (I2CDIN) [offset = 50h]	1687
30-33. I2C Data Output Register (I2CDOUT) [offset 0x54]	1688
30-34. I2C Data Set Register (I2CDSET) [offset = 58h]	1688
30-35. I2C Data Clear Register (I2CDCLR) [offset = 5Ch]	1689
30-36. I2C Pin Open Drain Register (I2CPDR) [offset = 60h]	1689
30-37. I2C Pull Disable Register (I2CPDIS) [offset = 64h]	1690
30-38. I2C Pull Select Register (I2CPSEL) [offset = 68h]	1690
30-39. I2C Pins Slew Rate Select Register (I2CSRS) [offset = 6Ch]	1691
30-40. Difference between Normal Operation and Backward Compatibility Mode	1692
31-1. EMAC and MDIO Block Diagram	1695
31-2. Ethernet Configuration—MII Connections	1697
31-3. Ethernet Configuration—RMII Connections	1699
31-4. Ethernet Frame Format	1701
31-5. Basic Descriptor Format	1702
31-6. Typical Descriptor Linked List	1703
31-7. Transmit Packet Add Flow Chart	1705
31-8. Generate Transmit Packet Flow Chart	1706
31-9. Transmit Queue Interrupt Processing Flow Chart	1707
31-10. Transmit Buffer Descriptor Format	1709
31-11. Receive Buffer Descriptor Format	1712
31-12. EMAC Control Module Block Diagram	1716
31-13. MDIO Module Block Diagram	1718
31-14. EMAC Module Block Diagram	1722
31-15. EMAC Control Module Revision ID Register (REVID)	1744
31-16. EMAC Control Module Software Reset Register (SOFTRESET)	1744
31-17. EMAC Control Module Interrupt Control Register (INTCONTROL)	1745
31-18. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN)	1746
31-19. EMAC Control Module Receive Interrupt Enable Register (C0RXEN)	1747
31-20. EMAC Control Module Transmit Interrupt Enable Register (C0TXEN)	1748
31-21. EMAC Control Module Miscellaneous Interrupt Enable Register (C0MISCEN)	1749
31-22. EMAC Control Module Receive Threshold Interrupt Status Register (C0RXTHRESHSTAT)	1750
31-23. EMAC Control Module Receive Interrupt Status Register (C0RXSTAT)	1751
31-24. EMAC Control Module Transmit Interrupt Status Register (C0TXSTAT)	1752
31-25. EMAC Control Module Miscellaneous Interrupt Status Register (C0MISCSTAT)	1753
31-26. EMAC Control Module Receive Interrupts Per Millisecond Register (C0RXIMAX)	1754
31-27. EMAC Control Module Transmit Interrupts Per Millisecond Register (C0TXIMAX)	1755
31-28. MDIO Revision ID Register (REVID)	1756
31-29. MDIO Control Register (CONTROL)	1757
31-30. PHY Acknowledge Status Register (ALIVE)	1758
31-31. PHY Link Status Register (LINK)	1758
31-32. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW)	1759
31-33. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED)	1760
31-34. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)	1761
31-35. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED)	1762
31-36. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)	1763
31-37. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)	1764
31-38. MDIO User Access Register 0 (USERACCESS0)	1765
31-39. MDIO User PHY Select Register 0 (USERPHYSEL0)	1766

31-40. MDIO User Access Register 1 (USERACCESS1)	1767
31-41. MDIO User PHY Select Register 1 (USERPHYSEL1)	1768
31-42. Transmit Revision ID Register (TXREVID)	1772
31-43. Transmit Control Register (TXCONTROL)	1772
31-44. Transmit Teardown Register (TXTEARDOWN)	1773
31-45. Receive Revision ID Register (RXREVID)	1773
31-46. Receive Control Register (RXCONTROL)	1774
31-47. Receive Teardown Register (RXTEARDOWN)	1774
31-48. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW)	1775
31-49. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED)	1776
31-50. Transmit Interrupt Mask Set Register (TXINTMASKSET)	1777
31-51. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR)	1778
31-52. MAC Input Vector Register (MACINVECTOR)	1779
31-53. MAC End Of Interrupt Vector Register (MACEOIVECTOR)	1780
31-54. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW)	1781
31-55. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED)	1782
31-56. Receive Interrupt Mask Set Register (RXINTMASKSET)	1783
31-57. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR)	1784
31-58. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW)	1785
31-59. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED)	1785
31-60. MAC Interrupt Mask Set Register (MACINTMASKSET)	1786
31-61. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR)	1786
31-62. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE)	1787
31-63. Receive Unicast Enable Set Register (RXUNICASTSET)	1789
31-64. Receive Unicast Clear Register (RXUNICASTCLEAR)	1790
31-65. Receive Maximum Length Register (RXMAXLEN)	1790
31-66. Receive Buffer Offset Register (RXBUFFEROFFSET)	1791
31-67. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH)	1791
31-68. Receive Channel <i>n</i> Flow Control Threshold Register (RX _{<i>n</i>} FLOWTHRESH)	1792
31-69. Receive Channel <i>n</i> Free Buffer Count Register (RX _{<i>n</i>} FREEBUFFER)	1792
31-70. MAC Control Register (MACCONTROL)	1793
31-71. MAC Status Register (MACSTATUS)	1795
31-72. Emulation Control Register (EMCONTROL)	1797
31-73. FIFO Control Register (FIFOCONTROL)	1797
31-74. MAC Configuration Register (MACCONFIG)	1798
31-75. Soft Reset Register (SOFTRESET)	1798
31-76. MAC Source Address Low Bytes Register (MACSRCADDRLO)	1799
31-77. MAC Source Address High Bytes Register (MACSRCADDRHI)	1799
31-78. MAC Hash Address Register 1 (MACHASH1)	1800
31-79. MAC Hash Address Register 2 (MACHASH2)	1800
31-80. Back Off Random Number Generator Test Register (BOFFTEST)	1801
31-81. Transmit Pacing Algorithm Test Register (TPACETEST)	1801
31-82. Receive Pause Timer Register (RXPAUSE)	1802
31-83. Transmit Pause Timer Register (TXPAUSE)	1802
31-84. MAC Address Low Bytes Register (MACADDRLO)	1803
31-85. MAC Address High Bytes Register (MACADDRHI)	1804
31-86. MAC Index Register (MACINDEX)	1804
31-87. Transmit Channel <i>n</i> DMA Head Descriptor Pointer Register (TX _{<i>n</i>} HDP)	1805
31-88. Receive Channel <i>n</i> DMA Head Descriptor Pointer Register (RX _{<i>n</i>} HDP)	1805

31-89. Transmit Channel <i>n</i> Completion Pointer Register (TX _{<i>n</i>} CP)	1806
31-90. Receive Channel <i>n</i> Completion Pointer Register (RX _{<i>n</i>} CP).....	1806
31-91. Statistics Register	1807
32-1. OHCI Revision Number Register (HCREVISION) [address = FCF78B00h].....	1821
32-2. HC Operating Mode Register (HCCONTROL) [address = FCF78B04h]	1821
32-3. HC Command and Status Register (HCCOMMANDSTATUS) [address = FCF78B08h]	1823
32-4. HC Interrupt Status Register (HCINTERRUPTSTATUS) [address = FCF78B0Ch]	1824
32-5. HC Interrupt Enable Register (HCINTERRUPTENABLE) [address = FCF78B10h].....	1825
32-6. HC Interrupt Disable Register (HCINTERRUPTDISABLE) [address = FCF78B14h]	1826
32-7. HC HCCA Address Register (HCHCCA) [address = FCF78B18h]	1827
32-8. HC Current Periodic Register (HCPERIODCURRENTED) [address = FCF78B1Ch].....	1828
32-9. HC Head Control Register (HCCONTROLHEADED) [address = FCF78B20h].....	1828
32-10. HC Current Control Register (HCCONTROLCURRENTED) [address = FCF78B24h]	1829
32-11. HC Head Bulk Register (HCBULKHEADED) [address = FCF78B28h]	1829
32-12. HC Current Bulk Register (HCBULKCURRENTED) [address = FCF78B2Ch].....	1830
32-13. HC Head Done Register (HCDONEHEAD) [address = FCF78B30h]	1830
32-14. HC Frame Interval Register (HCFMINTERVAL) [address = FCF78B34h].....	1831
32-15. HC Frame Remaining Register (HCFMREMAINING) [address = FCF78B38h]	1831
32-16. HC Frame Number Register (HCFMNUMBER) [address = FCF78B3Ch]	1832
32-17. HC Periodic Start Register (HCPERIODICSTART) [address = FCF78B40h]	1832
32-18. HC Low-Speed Threshold Register (HCLSTHRESHOLD) [address = FCF78B44h].....	1833
32-19. HC Root Hub A Register (HCRHDESCRIPTORA) [address = FCF78B48h].....	1833
32-20. HC Root Hub B Register (HCRHDESCRIPTORB) [address = FCF78B4Ch]	1835
32-21. HC Root Hub Status Register (HCRHSTATUS) [address = FCF78B50h].....	1836
32-22. HC Port 0 Status and Control Register (HCRHPORTSTATUS0) [address = FCF78B54h]	1837
32-23. HC Port 1 Status and Control Register (HCRHPORTSTATUS1) [address = FCF78B58h]	1839
32-24. Host UE Address Register (HOSTUEADDR) [address = FCF78BE0h].....	1841
32-25. Host UE Status Register (HOSTUESTATUS) [address = FCF78BE4h]	1841
32-26. Host Time-out Control Register (HOSTTIMEOUTCTRL) [address = FCF78BE8h]	1842
32-27. Host Revision Register (HOSTREVISION) [address = FCF78BECh].....	1842
32-28. Revision Register (REV) [address = FCF78A00h]	1846
32-29. Endpoint Selection Register (EP_NUM) [address = FCF78A02h]	1847
32-30. Data Register (DATA) [address = FCF78A04h].....	1848
32-31. Control Register (CTRL) [address = FCF78A06h]	1849
32-32. Status Register (STAT_FLG) [address = FCF78A08h]	1850
32-33. Receive FIFO Status Register (RXFSTAT) [address = FCF78A0Ah]	1853
32-34. System Configuration Register 1 (SYSCON1) [address = FCF78A0Ch]	1854
32-35. System Configuration Register 2 (SYSCON2) [address = FCF78A0Eh]	1856
32-36. Device Status Register (DEVSTAT) [address = FCF78A10h].....	1857
32-37. Start of Frame Register (SOF) [address = FCF78A12h].....	1859
32-38. Interrupt Enable Register (IRQ_EN) [address = FCF78A14h]	1860
32-39. DMA Interrupt Enable Register (DMA_IRQ_EN) [address = FCF78A16h]	1861
32-40. Interrupt Source Register (IRQ_SRC) [address = FCF78A18h]	1862
32-41. Non-ISO Endpoint Interrupt Status Register (EPN_STAT) [address = FCF78A1Ah]	1865
32-42. Non-ISO DMA Interrupt Status Register (DMAN_STAT) [address = FCF78A1Ch]	1866
32-43. DMA Receive Channels Configuration Register (RXDMA_CFG) [address = FCF78A20h]	1867
32-44. DMA Transmit Channels Configuration Register (TXDMA_CFG) [address = FCF78A22h].....	1868
32-45. DMA FIFO Data Register (DATA_DMA) [address = FCF78A24h].....	1869
32-46. Transmit DMA Control Register <i>n</i> (TXDMA _{<i>n</i>}) [address = FCF78A28h to FCF78A2Ch].....	1870

32-47. Receive DMA Control Register n (RXDMA _n) [address = FCF78A30h to FCF78A34h].....	1871
32-48. Endpoint 0 Configuration Register (EP0) [address = FCF78A40h].....	1872
32-49. Receive Endpoint n Configuration Register (EP _n _RX) [address = FCF78A42h to FCF78A5Eh]	1873
32-50. Transmit Endpoint n Configuration Register (EP _n _TX) [address = FCF78A62h to FCF78A7Eh].....	1875
32-51. Non-Isochronous, Non-Control OUT Transaction Phases and Interrupts	1878
32-52. Non-Isochronous IN Transaction Phases and Interrupts	1882
32-53. Isochronous OUT Transaction Phases and Interrupts	1885
32-54. Isochronous IN Transaction Phases and Interrupts	1886
32-55. Stages and Transaction Phases of Autodecoded Control Transfers	1888
32-56. Stages and Transaction Phases of Non-Autodecoded Control Transfers	1889
32-57. Example of RAM Organization	1896
32-58. Device Configuration Routine.....	1897
32-59. Endpoint Configuration Routine	1898
32-60. Prepare for USB RX Transfers Routine	1899
32-61. Prepare for TX Transfer on Endpoint n Routine	1900
32-62. General USB Interrupt ISR Source Parsing Flowchart.....	1902
32-63. Setup Interrupt Handler.....	1903
32-64. Parse Command Routine (Setup Stage Control Transfer Request).....	1904
32-65. Endpoint 0 RX Interrupt Handler	1905
32-66. Prepare for Control Write Status Stage Routine	1906
32-67. Endpoint 0 TX Interrupt Handler	1907
32-68. Prepare for Control Read Status Stage Routine	1908
32-69. USB Device Controller Device State Transitions	1910
32-70. Typical Operation for USB Device State Changed Interrupt Handler	1911
32-71. Attached/Unattached Handler	1912
32-72. Configuration Changed Handler.....	1913
32-73. Address Changed Handler	1914
32-74. USB Device Reset Handler Flowchart.....	1915
32-75. Typical Operation for USB Suspend/Resume General USB Interrupt Handler	1916
32-76. Non-ISO Endpoint-Specific (Except EP 0) ISR Flowchart	1917
32-77. Non-Isochronous Non-Control Endpoint Receive Interrupt Handler	1918
32-78. Read Non-Isochronous RX FIFO Data Flowchart	1919
32-79. Non-Isochronous Non-Control Endpoint Transmit Interrupt Handler	1920
32-80. Write Non-Isochronous TX FIFO Data Flowchart.....	1921
32-81. SOF Interrupt Handler Flowchart.....	1922
32-82. Read Isochronous RX FIFO Data Flowchart	1923
32-83. Write Isochronous TX FIFO Data Flowchart.....	1924
32-84. Non-ISO RX DMA Transaction Example (RX_TC=2)	1927
32-85. Non-ISO RX DMA Start Routine	1927
32-86. Non-ISO RX DMA EOT Interrupt Handler	1928
32-87. Non-ISO RX DMA Transactions Count Interrupt Handler.....	1929
32-88. ISO RX DMA Transaction	1929
32-89. ISO RX DMA Start Routine	1930
32-90. Non-ISO TX DMA Start Routine.....	1931
32-91. Non-ISO TX DMA Done Interrupt Handler	1932
32-92. ISO TX DMA Start Routine	1934
32-93. Power Management Signal Values	1936
32-94. Power Management Flowchart	1937
32-95. Pin Group 0 USB Host Using 6-Wire USB Transceiver	1940

32-96. USB Device Connections on USB Pin Group 0 Using 6-Wire Transceiver.....	1941
33-1. eFuse Self Test Flow Chart.....	1946
33-2. EFC Boundary Control Register (EFCBOUND) [offset = 1Ch]	1947
33-3. EFC Pins Register (EFCPINS) [offset = 2Ch]	1949
33-4. EFC Error Status Register (EFCERRSTAT) [offset = 3Ch].....	1950
33-5. EFC Self Test Cycles Register (EFCSTCY) [offset = 48h]	1950
33-6. EFC Self Test Cycles Register (EFCSTSIG) [offset = 4Ch]	1951

List of Tables

2-1.	Definition of Terms.....	102
2-2.	Bus Master / Slave Access Privileges	104
2-3.	Module Registers / Memories Memory-Map	106
2-4.	Flash Memory Banks and Sectors	110
2-5.	PBIST Memory Grouping	112
2-6.	PBIST Algorithm Mapping	113
2-7.	Memory Initialization Select Mapping	116
2-8.	Causes of Resets	117
2-9.	Clock Sources	120
2-10.	Clock Domains	121
2-11.	Typical Low-Power Modes.....	124
2-12.	Clock Test Mode Options	126
2-13.	DCC1 Counter 0 Clock Inputs	128
2-14.	DCC1 Counter 1 Clock / Signal Inputs.....	128
2-15.	DCC2 Counter 0 Clock Inputs	129
2-16.	DCC2 Counter 1 Clock / Signal Inputs	129
2-17.	Primary System Control Registers	130
2-18.	SYS Pin Control Register 1 (SYSPC1) Field Descriptions	132
2-19.	SYS Pin Control Register 2 (SYSPC2) Field Descriptions	132
2-20.	SYS Pin Control Register 3 (SYSPC3) Field Descriptions	133
2-21.	SYS Pin Control Register 4 (SYSPC4) Field Descriptions	133
2-22.	SYS Pin Control Register 5 (SYSPC5) Field Descriptions	134
2-23.	SYS Pin Control Register 6 (SYSPC6) Field Descriptions	134
2-24.	SYS Pin Control Register 7 (SYSPC7) Field Descriptions	135
2-25.	SYS Pin Control Register 8 (SYSPC8) Field Descriptions	135
2-26.	SYS Pin Control Register 9 (SYSPC9) Field Descriptions	136
2-27.	Clock Source Disable Register (CSDIS) Field Descriptions	137
2-28.	Clock Sources Table	137
2-29.	Clock Source Disable Set Register (CSDISSET) Field Descriptions	138
2-30.	Clock Source Disable Clear Register (CSDISCLR) Field Descriptions.....	139
2-31.	Clock Domain Disable Register (CDDIS) Field Descriptions	140
2-32.	Clock Domain Disable Set Register (CDDISSET) Field Descriptions	142
2-33.	Clock Domain Disable Clear Register (CDDISCLR) Field Descriptions.....	144
2-34.	GCLK, HCLK, VCLK, and VCLK2 Source Register (GHVSR) Field Descriptions	146
2-35.	Peripheral Asynchronous Clock Source Register (VCLKASRC) Field Descriptions.....	147
2-36.	RTI Clock Source Register (RCLKSRC) Field Descriptions	148
2-37.	Clock Source Valid Register (CSVSTAT) Field Descriptions	149
2-38.	Memory Self-Test Global Control Register (MSTGCR) Field Descriptions	150
2-39.	Memory Hardware Initialization Global Control Register (MINITGCR) Field Descriptions	151
2-40.	MBIST Controller/Memory Initialization Enable Register (MSINENA) Field Descriptions.....	152
2-41.	Memory Self-Test Fail Status Register (MSTFAIL) Field Descriptions	153
2-42.	MSTC Global Status Register (MSTCGSTAT) Field Descriptions	154
2-43.	Memory Hardware Initialization Status Register (MINISTAT) Field Descriptions	155
2-44.	PLL Control Register 1 (PLLCTL1) Field Descriptions	156
2-45.	PLL Control Register 2 (PLLCTL2) Field Descriptions	157
2-46.	SYS Pin Control Register 10 (SYSPC10) Field Descriptions	158
2-47.	Die Identification Register, Lower Word (DIEIDL) Field Descriptions.....	159

2-48.	Die Identification Register, Upper Word (DIEIDH) Field Descriptions	159
2-49.	LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions.....	160
2-50.	Clock Test Register (CLKTEST) Field Descriptions.....	163
2-51.	DFT Control Register (DFTCTRLREG) Field Descriptions.....	165
2-52.	DFT Control Register 2 (DFTCTRLREG2) Field Descriptions	166
2-53.	General Purpose Register (GPREG1) Field Descriptions.....	167
2-54.	Imprecise Fault Status Register (IMPFSTS) Field Descriptions	169
2-55.	Imprecise Fault Write Address Register (IMPFTADD) Field Descriptions	170
2-56.	System Software Interrupt Request 1 Register (SSIR1) Field Descriptions	171
2-57.	System Software Interrupt Request 2 Register (SSIR2) Field Descriptions	171
2-58.	System Software Interrupt Request 3 Register (SSIR3) Field Descriptions	172
2-59.	System Software Interrupt Request 4 Register (SSIR4) Field Descriptions	172
2-60.	RAM Control Register (RAMGCR) Field Descriptions	173
2-61.	Bus Matrix Module Control Register 1 (BMMCR) Field Descriptions	174
2-62.	CPU Reset Control Register (CPURSTGCR) Field Descriptions	175
2-63.	Clock Control Register (CLKCNTRL) Field Descriptions	176
2-64.	ECP Control Register (EPCNTL) Field Descriptions.....	177
2-65.	DEV Parity Control Register 1 (DEVCR1) Field Descriptions	178
2-66.	System Exception Control Register (SYSECR) Field Descriptions	178
2-67.	System Exception Status Register (SYSESR) Field Descriptions	179
2-68.	System Test Abort Status Register (SYSTASR) Field Descriptions	180
2-69.	Global Status Register (GLBSTAT) Field Descriptions	181
2-70.	Device Identification Register (DEVID) Field Descriptions	182
2-71.	Software Interrupt Vector Register (SSIVEC) Field Descriptions	183
2-72.	System Software Interrupt Flag Register (SSIF) Field Descriptions	184
2-73.	Secondary System Control Registers	185
2-74.	PLL Control Register 3 (PLLCTL3) Field Descriptions	186
2-75.	CPU Logic BIST Clock Prescaler (STCLKDIV) Field Descriptions.....	187
2-76.	Clock 2 Control Register (CLK2CNTRL) Field Descriptions	187
2-77.	Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) Field Descriptions	188
2-78.	Clock Slip Register (CLKSLIP) Field Descriptions	190
2-79.	EFUSE Controller Control Register (EFC_CTLREG) Field Descriptions.....	191
2-80.	Die Identification Register, Lower Word (DIEIDL_REG0) Field Descriptions	191
2-81.	Die Identification Register, Upper Word (DIEIDH_REG1) Field Descriptions	192
2-82.	Die Identification Register, Lower Word (DIEIDL_REG2) Field Descriptions	192
2-83.	Die Identification Register, Upper Word (DIEIDH_REG3) Field Descriptions	193
2-84.	Peripheral Central Resource Control Registers	194
2-85.	Peripheral Memory Protection Set Register 0 (PMPROTSET0) Field Descriptions	195
2-86.	Peripheral Memory Protection Set Register 1 (PMPROTSET1) Field Descriptions	195
2-87.	Peripheral Memory Protection Clear Register 0 (PMPROTCLR0) Field Descriptions.....	196
2-88.	Peripheral Memory Protection Clear Register 1 (PMPROTCLR1) Field Descriptions.....	196
2-89.	Peripheral Protection Set Register 0 (PPROTSET0) Field Descriptions	197
2-90.	Peripheral Protection Set Register 1 (PPROTSET1) Field Descriptions	198
2-91.	Peripheral Protection Set Register 2 (PPROTSET2) Field Descriptions	198
2-92.	Peripheral Protection Set Register 3 (PPROTSET3) Field Descriptions	199
2-93.	Peripheral Protection Clear Register 0 (PPROTCLR0) Field Descriptions	199
2-94.	Peripheral Protection Clear Register 1 (PPROTCLR1) Field Descriptions	200
2-95.	Peripheral Protection Clear Register 2 (PPROTCLR2) Field Descriptions	200
2-96.	Peripheral Protection Clear Register 3 (PPROTCLR3) Field Descriptions	201

2-97.	Peripheral Memory Power-Down Set Register 0 (PCSPWRDWNSET0) Field Descriptions	201
2-98.	Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNSET1) Field Descriptions	202
2-99.	Peripheral Memory Power-Down Clear Register 0 (PCSPWRDWNCLR0) Field Descriptions	202
2-100.	Peripheral Memory Power-Down Set Register 1 (PCSPWRDWNCLR1) Field Descriptions	203
2-101.	Peripheral Power-Down Set Register 0 (PSPWRDWNSET0) Field Descriptions	204
2-102.	Peripheral Power-Down Set Register 1 (PSPWRDWNSET1) Field Descriptions	205
2-103.	Peripheral Power-Down Set Register 2 (PSPWRDWNSET2) Field Descriptions	205
2-104.	Peripheral Power-Down Set Register 3 (PSPWRDWNSET3) Field Descriptions	206
2-105.	Peripheral Power-Down Clear Register 0 (PSPWRDWNCLR0) Field Descriptions	206
2-106.	Peripheral Power-Down Clear Register 1 (PSPWRDWNCLR1) Field Descriptions	207
2-107.	Peripheral Power-Down Clear Register 2 (PSPWRDWNCLR2) Field Descriptions	207
2-108.	Peripheral Power-Down Clear Register 3 (PSPWRDWNCLR3) Field Descriptions	208
3-1.	PMM Registers	216
3-2.	LOGICPDPWRCTRL0 Register Field Descriptions	217
3-3.	MEMPDPWRCTRL0 Register Field Descriptions	219
3-4.	PDCLKDIS Register Field Descriptions	220
3-5.	PDCLKDISSET Register Field Descriptions	221
3-6.	PDCLKDISCLR Register Field Descriptions	222
3-7.	LOGICPDPWRSTAT0 Register Field Descriptions	223
3-8.	LOGICPDPWRSTAT1 Register Field Descriptions	224
3-9.	LOGICPDPWRSTAT2 Register Field Descriptions	225
3-10.	LOGICPDPWRSTAT3 Register Field Descriptions	226
3-11.	MEMPDPWRSTAT0 Register Field Descriptions	227
3-12.	MEMPDPWRSTAT1 Register Field Descriptions	229
3-13.	GLOBALCTRL1 Register Field Descriptions	231
3-14.	GLOBALSTAT Register Field Descriptions	232
3-15.	PRCKEYREG Register Field Descriptions	233
3-16.	LPDDCSTAT1 Register Field Descriptions	234
3-17.	LPDDCSTAT2 Register Field Descriptions	235
3-18.	MPDDCSTAT1 Register Field Descriptions	236
3-19.	MPDDCSTAT2 Register Field Descriptions	237
3-20.	ISODIAGSTAT Register Field Descriptions	238
4-1.	Input Multiplexing on 144QFP Parts	241
4-2.	ADC1 Trigger Event Selection	243
4-3.	ADC2 Trigger Event Selection	243
4-4.	Controls for ePWMx Inputs	249
4-5.	Controls for eQEPx_ERROR Connection to ePWMx nTZ4 Inputs	249
4-6.	Controls for eCAPx Inputs	250
4-7.	Controls for eQEPx Inputs	250
4-8.	IOMM Registers	252
4-9.	REVISION_REG Register Field Descriptions	253
4-10.	ENDIAN_REG Register Field Descriptions	254
4-11.	KICK_REG0 Register Field Descriptions	255
4-12.	KICK_REG1 Register Field Descriptions	256
4-13.	ERR_RAW_STATUS_REG Register Field Descriptions	257
4-14.	ERR_ENABLED_STATUS_REG Register Field Descriptions	258
4-15.	ERR_ENABLE_REG Register Field Descriptions	259
4-16.	ERR_ENABLE_CLR_REG Register Field Descriptions	260
4-17.	FAULT_ADDRESS_REG Register Field Descriptions	261

4-18.	FAULT_STATUS_REG Register Field Descriptions	262
4-19.	FAULT_CLEAR_REG Register Field Descriptions	263
4-20.	PINMMR_0 to PINMMR_47 Register Field Descriptions	264
4-21.	Output Multiplexing and Control	265
5-1.	ECC Encoding for LE Devices	271
5-2.	Syndrome Table, Decode to Bit in Error	272
5-3.	Alternate Syndrome Table	273
5-4.	TI OTP Bank 0 Sector Information Field Descriptions	275
5-5.	TI OTP Sector Information Address	275
5-6.	TI OTP Bank 0 Package and Memory Size Information Field Descriptions	276
5-7.	TI OTP Bank 0 LPO Trim and Max HCLK Information Field Descriptions	276
5-8.	DIAG_MODE Encoding	278
5-9.	Bus 1 Diagnostic Mode Summary	283
5-10.	Bus 2 and ECC Diagnostic Mode Summary	283
5-11.	Port Signals Diagnostic Mode Summary	284
5-12.	Flash Control Registers	285
5-13.	Flash Option Control Register (FRDCNTL) Field Descriptions	286
5-14.	Flash Error Detection and Correction Control Register 1 (FEDACCTRL1) Field Descriptions	287
5-15.	Flash Error Correction Control and Correction Register 2 (FEDACCTRL2) Field Descriptions	289
5-16.	Flash Correctable Error Count Register (FCOR_ERR_CNT) Field Descriptions	289
5-17.	Flash Correctable Error Address Register (FCOR_ERR_ADD) Field Descriptions	290
5-18.	Flash Correctable Error Position Register (FCOR_ERR_POS) Field Descriptions	291
5-19.	Flash Error Detection and Correction Status Register (FEDACSTATUS) Field Descriptions	292
5-20.	Flash Uncorrectable Error Address Register (FUNC_ERR_ADD) Field Descriptions	295
5-21.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS) Field Descriptions	296
5-22.	Primary Address Tag Register (FPRIM_ADD_TAG) Field Descriptions	297
5-23.	Duplicate Address Tag Register (FDUP_ADD_TAG) Field Descriptions	297
5-24.	Flash Bank Protection Register (FBPROT) Field Descriptions	298
5-25.	Flash Bank Sector Enable Register (FBSE) Field Descriptions	298
5-26.	Flash Bank Busy Register (FBBUSY) Field Descriptions	299
5-27.	Flash Bank Access Control Register (FBAC) Field Descriptions	300
5-28.	Flash Bank Fallback Power Register (FBFALLBACK) Field Descriptions	301
5-29.	Flash Pump Access Control Register 1 (FPAC1) Field Descriptions	302
5-30.	Flash Pump Access Control Register 1 (FPAC1) Field Descriptions	303
5-31.	Flash Pump Access Control Register 2 (FPAC2) Field Descriptions	304
5-32.	Flash Module Access Control Register (FMAC) Field Descriptions	304
5-33.	Flash Module Status Register (FMSTAT) Field Descriptions	305
5-34.	EEPROM Emulation Data MSW Register (FEMU_DMSW) Field Descriptions	307
5-35.	EEPROM Emulation Data LSW Register (FEMU_DLSW) Field Descriptions	307
5-36.	EEPROM Emulation ECC Register (FEMU_ECC) Field Descriptions	308
5-37.	EEPROM Emulation Address Register (FEMU_ADDR) Field Descriptions	309
5-38.	Diagnostic Control Register (FDIAGCTRL) Field Descriptions	310
5-39.	Uncorrected Raw Data High Register (FRAW_DATAH) Field Descriptions	312
5-40.	Uncorrected Raw Data Low Register (FRAW_DATAH) Field Descriptions	312
5-41.	Uncorrected Raw ECC Register (FRAW_ECC) Field Descriptions	313
5-42.	Parity Override Register (FPAR_OVR) Field Descriptions	314
5-43.	Flash Error Detection and Correction Sector Disable Register (FEDACSDIS2) Field Descriptions	315
5-44.	FSM Register Write Enable (FSM_WR_ENA) Field Descriptions	316
5-45.	FSM Sector Register (FSM_SECTOR) Field Descriptions	316

5-46.	EEPROM Emulation Configuration Register (EEPROM_CONFIG) Field Descriptions	317
5-47.	EEPROM Emulation Error Detection and Correction Control Register 1 (EE_CTRL1) Field Descriptions ...	318
5-48.	EEPROM Emulation Error Correction Control Register 2 (EE_CTRL2) Field Descriptions	320
5-49.	EEPROM Emulation Correctable Error Count Register (EE_COR_ERR_CNT) Field Descriptions	320
5-50.	EEPROM Emulation Correctable Error Address Register (EE_COR_ERR_ADD) Field Descriptions	321
5-51.	EEPROM Emulation Correctable Error Position Register (EE_COR_ERR_POS) Field Descriptions.....	322
5-52.	EEPROM Emulation Error Status Register (EE_STATUS) Field Descriptions	323
5-53.	EEPROM Emulation Uncorrectable Error Address Register (EE_UNC_ERR_ADD) Field Descriptions.....	324
5-54.	Flash Bank Configuration Register (FCFG_BANK) Field Descriptions	325
6-1.	TCRAM_MODULE_CONTROL_AND_STATUS Registers	332
6-2.	TCRAM_MODULE_CONTROL_AND_STATUS Access Type Codes.....	332
6-3.	RAMCTRL Register Field Descriptions	333
6-4.	RAMTHRESHOLD Register Field Descriptions	335
6-5.	RAMOCCUR Register Field Descriptions	336
6-6.	RAMINTCTRL Register Field Descriptions.....	337
6-7.	RAMERRSTATUS Register Field Descriptions	338
6-8.	RAMSERRADDR Register Field Descriptions	340
6-9.	RAMUERRADDR Register Field Descriptions.....	341
6-10.	RAMTEST Register Field Descriptions	342
6-11.	RAMADDRDECVECT Register Field Descriptions.....	344
6-12.	RAMPERRADDR Register Field Descriptions	345
6-13.	INIT_DOMAIN Register Field Descriptions.....	346
7-1.	PBIST Registers	354
7-2.	RAM Configuration Register (RAMT) Field Descriptions	355
7-3.	Datalogger Register (DLR) Field Descriptions	356
7-4.	PBIST Activate/ROM Clock Enable Register (PACT) Field Descriptions	357
7-5.	PBIST ID Register Field Descriptions	358
7-6.	Override Register (OVER) Field Descriptions.....	359
7-7.	Fail Status Fail Register 0 (FSRF0) Field Descriptions.....	360
7-8.	Fail Status Count 0 Register (FSRC0) Field Descriptions.....	361
7-9.	Fail Status Count Register 1 (FSRC1) Field Descriptions.....	361
7-10.	Fail Status Address 0 Register (FSRA0) Field Descriptions	362
7-11.	Fail Status Address 1 Register (FSRA1) Field Descriptions	362
7-12.	Fail Status Data Register 0 (FSRDL0) Field Descriptions.....	363
7-13.	Fail Status Data Register 1 (FSRDL1) Field Descriptions.....	363
7-14.	ROM Mask Register (ROM) Field Descriptions.....	364
7-15.	Algorithm Mask Register (ALGO) Field Descriptions	364
7-16.	RAM Info Mask Lower Register (RINFOL) Field Descriptions	365
7-17.	RAM Info Mask Upper Register (RINFOU) Field Descriptions	366
8-1.	STC Test Coverage and Duration	374
8-2.	Typical STC Execution Times	374
8-3.	STC Control Registers	375
8-4.	STC Global Control Register 0 (STCGCR0) Field Descriptions	376
8-5.	STC Global Control Register 1 (STCGCR1) Field Descriptions.....	376
8-6.	Self-Test Run Timeout Counter Preload Register (STCTPR)	377
8-7.	STC Current ROM Address Register (STC_CADDR) Field Descriptions	377
8-8.	STC Current Interval Count Register (STCCICR) Field Descriptions.....	378
8-9.	Self-Test Global Status Register (STCGSTAT) Field Descriptions	379
8-10.	Self-Test Fail Status Register (STCFSTAT) Field Descriptions	380

8-11.	CPU1 Current MISR Register (CPU1_CURMISR[3:0]) Field Descriptions	381
8-12.	CPU2 Current MISR Register (CPU2_CURMISR[3:0]) Field Descriptions	382
8-13.	Signature Compare Self-Check Register (STCSCSCR) Field Descriptions	383
9-1.	Compare Match Test Sequence	388
9-2.	Compare Mismatch Test Sequence	389
9-3.	CCM-R4F Control Registers	390
9-4.	CCM-R4F Status Register (CCMSR) Field Descriptions	391
9-5.	CCM-R4F Key Register (CCMKEYR) Field Descriptions	392
10-1.	Valid Frequency Ranges for PLL	401
10-2.	PLL Value Encoding	402
10-3.	Summary of PLL Timings	406
10-4.	PLL Module Registers	411
10-5.	LPOCLKDET Module Registers	411
10-6.	SSW PLL BIST Control Register 1 (SSWPLL1) Field Descriptions	412
10-7.	SSW PLL BIST Control Register 2 (SSWPLL2) Field Descriptions	413
10-8.	SSW PLL BIST Control Register 3 (SSWPLL3) Field Descriptions	414
11-1.	DCC Control Registers	426
11-2.	DCC Global Control Register (DCCGCTRL) Field Descriptions	427
11-3.	DCC Revision Id Register (DCCREV) Field Descriptions	428
11-4.	DCC Counter0 Seed Register (DCCCNT0SEED) Field Descriptions	428
11-5.	DCC Valid0 Seed Register (DCCVALID0SEED) Field Descriptions	429
11-6.	DCC Counter1 Seed Register (DCCCNT0SEED) Field Descriptions	429
11-7.	DCC Status Register (DCCSTAT) Field Descriptions	430
11-8.	DCC Counter0 Value Register (DCCCNT0) Field Descriptions	431
11-9.	DCC Valid0 Value Register (DCCVALID0) Field Descriptions	432
11-10.	DCC Counter1 Value Register (DCCCNT1) Field Descriptions	432
11-11.	DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC) Field Descriptions	433
11-12.	DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) Field Descriptions	434
12-1.	ESM Interrupt and ERROR Pin Behavior	437
12-2.	ESM Module Registers	443
12-3.	ESM Enable ERROR Pin Action/Response Register 1 (ESMEEPAPR1) Field Descriptions	444
12-4.	ESM Disable ERROR Pin Action/Response Register 1 (ESMDEPAPR1) Field Descriptions	444
12-5.	ESM Interrupt Enable Set Register 1 (ESMIESR1) Field Descriptions	445
12-6.	ESM Interrupt Enable Clear Register 1 (ESMIECR1) Field Descriptions	445
12-7.	ESM Interrupt Level Set Register 1 (ESMILSR1) Field Descriptions	446
12-8.	ESM Interrupt Level Clear Register 1 (ESMILCR1) Field Descriptions	446
12-9.	ESM Status Register 1 (ESMSR1) Field Descriptions	447
12-10.	ESM Status Register 2 (ESMSR2) Field Descriptions	447
12-11.	ESM Status Register 3 (ESMSR3) Field Descriptions	448
12-12.	ESM ERROR Pin Status Register (ESMEPSR) Field Descriptions	448
12-13.	ESM Interrupt Offset High Register (ESMIOFFHR) Field Descriptions	449
12-14.	ESM Interrupt Offset Low Register (ESMIOFFLR) Field Descriptions	450
12-15.	ESM Low-Time Counter Register (ESMLTCR) Field Descriptions	451
12-16.	ESM Low-Time Counter Preload Register (ESMLTCPR) Field Descriptions	451
12-17.	ESM Error Key Register (ESMEKR) Field Descriptions	452
12-18.	ESM Status Shadow Register 2 (ESMSSR2) Field Descriptions	452
12-19.	ESM Influence ERROR Pin Set Register 4 (ESMIEPSR4) Field Descriptions	453
12-20.	ESM Influence ERROR Pin Clear Register 4 (ESMIEPCR4) Field Descriptions	453
12-21.	ESM Interrupt Enable Set Register 4 (ESMIESR4) Field Descriptions	454

12-22. ESM Interrupt Enable Clear Register 4 (ESMIECR4) Field Descriptions	454
12-23. ESM Interrupt Level Set Register 4 (ESMILSR4) Field Descriptions	455
12-24. ESM Interrupt Level Clear Register 4 (ESMILCR4) Field Descriptions	455
12-25. ESM Status Register 4 (ESMSR4) Field Descriptions	456
13-1. RTI Registers	469
13-2. RTI Global Control Register (RTIGCTRL) Field Descriptions	470
13-3. RTI Timebase Control Register (RTITBCTRL) Field Descriptions	471
13-4. RTI Capture Control Register (RTICAPCTRL) Field Descriptions	472
13-5. RTI Compare Control Register (RTICOMPCTRL) Field Descriptions	473
13-6. RTI Free Running Counter 0 Register (RTIFRC0) Field Descriptions	474
13-7. RTI Up Counter 0 Register (RTIUC0) Field Descriptions	474
13-8. RTI Compare Up Counter 0 Register (RTICPUC0) Field Descriptions	475
13-9. RTI Capture Free Running Counter 0 Register (RTICAFRC0) Field Descriptions	475
13-10. RTI Capture Up Counter 0 Register (RTICAUC0) Field Descriptions	476
13-11. RTI Free Running Counter 1 Register (RTIFRC1) Field Descriptions	476
13-12. RTI Up Counter 1 Register (RTIUC1) Field Descriptions	477
13-13. RTI Compare Up Counter 1 Register (RTICPUC1) Field Descriptions	478
13-14. RTI Capture Free Running Counter 1 Register (RTICAFRC1) Field Descriptions	479
13-15. RTI Capture Up Counter 1 Register (RTICAUC1) Field Descriptions	479
13-16. RTI Compare 0 Register (RTICOMP0) Field Descriptions	480
13-17. RTI Update Compare 0 Register (RTIUDCP0) Field Descriptions	480
13-18. RTI Compare 1 Register (RTICOMP1) Field Descriptions	481
13-19. RTI Update Compare 1 Register (RTIUDCP1) Field Descriptions	481
13-20. RTI Compare 2 Register (RTICOMP2) Field Descriptions	482
13-21. RTI Update Compare 2 Register (RTIUDCP2) Field Descriptions	482
13-22. RTI Compare 3 Register (RTICOMP3) Field Descriptions	483
13-23. RTI Update Compare 3 Register (RTIUDCP3) Field Descriptions	483
13-24. RTI Timebase Low Compare Register (RTITBLCOMP) Field Descriptions	484
13-25. RTI Timebase High Compare Register (RTITBHCOMP) Field Descriptions	484
13-26. RTI Set Interrupt Control Register (RTISETINTENA) Field Descriptions	485
13-27. RTI Clear Interrupt Control Register (RTICLEARINTENA) Field Descriptions	487
13-28. RTI Interrupt Flag Register (RTIINTFLAG) Field Descriptions	489
13-29. Digital Watchdog Control Register (RTIDWDCTRL) Field Descriptions	490
13-30. Digital Watchdog Preload Register (RTIDWDPRLD) Field Descriptions	491
13-31. Watchdog Status Register (RTIWDSTATUS) Field Descriptions	492
13-32. RTI Watchdog Key Register (RTIDWDKEY) Field Descriptions	493
13-33. Example of a WDKEY Sequence	493
13-34. RTI Watchdog Down Counter Register (RTIDWDCNTR) Field Descriptions	494
13-35. Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) Field Descriptions	494
13-36. Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL) Field Descriptions	495
13-37. RTI Compare Interrupt Clear Enable Register (RTIINTCLRENABLE) Field Descriptions	496
13-38. RTI Compare 0 Clear Register (RTICMP0CLR) Field Descriptions	497
13-39. RTI Compare 1 Clear Register (RTICMP1CLR) Field Descriptions	497
13-40. RTI Compare 2 Clear Register (RTICMP2CLR) Field Descriptions	498
13-41. RTI Compare 3 Clear Register (RTICMP3CLR) Field Descriptions	498
14-1. CRC Modes in Which DMA Request and Counter Logic are Active or Inactive	507
14-2. Modes in Which Interrupt Condition Can Occur	508
14-3. Interrupt Offset Mapping	511
14-4. CRC Control Registers	516

14-5.	CRC Global Control Register 0 (CRC_CTRL0) Field Descriptions	517
14-6.	CRC Global Control Register 1 (CRC_CTRL1) Field Descriptions	517
14-7.	CRC Global Control Register 2 (CRC_CTRL2) Field Descriptions	518
14-8.	CRC Interrupt Enable Set Register (CRC_INTS) Field Descriptions	519
14-9.	CRC Interrupt Enable Reset Register (CRC_INTR) Field Descriptions	521
14-10.	CRC Interrupt Status Register (CRC_STATUS) Field Descriptions	523
14-11.	CRC Interrupt Offset (CRC_INT_OFFSET_REG) Field Descriptions	525
14-12.	CRC Busy Register (CRC_BUSY) Field Descriptions	526
14-13.	CRC Pattern Counter Preload Register 1 (CRC_PCOUNT_REG1) Field Descriptions	526
14-14.	CRC Sector Counter Preload Register 1 (CRC_SCOUNT_REG1) Field Descriptions	527
14-15.	CRC Current Sector Register 1 (CRC_CURSEC_REG1) Field Descriptions	527
14-16.	CRC Channel 1 Watchdog Timeout Preload Register A (CRC_WDTPOLD1) Field Descriptions	528
14-17.	CRC Channel 1 Block Complete Timeout Preload Register B (CRC_BCTOPLD1) Field Descriptions	528
14-18.	Channel 1 PSA Signature Low Register (PSA_SIGREGL1) Field Descriptions	529
14-19.	Channel 1 PSA Signature High Register (PSA_SIGREGH1) Field Descriptions	529
14-20.	Channel 1 CRC Value Low Register (CRC_REGL1) Field Descriptions	529
14-21.	Channel 1 CRC Value High Register (CRC_REGH1) Field Descriptions	530
14-22.	Channel 1 PSA Sector Signature Low Register (PSA_SECSIGREGL1) Field Descriptions	530
14-23.	Channel 1 PSA Sector Signature High Register (PSA_SECSIGREGH1) Field Descriptions	530
14-24.	Channel 1 Raw Data Low Register (RAW_DATAAREGL1) Field Descriptions	531
14-25.	Channel 1 Raw Data High Register (RAW_DATAAREGH1) Field Descriptions	531
14-26.	CRC Pattern Counter Preload Register 2 (CRC_PCOUNT_REG2) Field Descriptions	531
14-27.	CRC Sector Counter Preload Register 2 (CRC_SCOUNT_REG2) Field Descriptions	532
14-28.	CRC Current Sector Register 2 (CRC_CURSEC_REG2) Field Descriptions	532
14-29.	CRC Channel 2 Watchdog Timeout Preload Register A (CRC_WDTPOLD2) Field Descriptions	533
14-30.	CRC Channel 2 Block Complete Timeout Preload Register B (CRC_BCTOPLD2) Field Descriptions	533
14-31.	Channel 2 PSA Signature Low Register (PSA_SIGREGL2) Field Descriptions	534
14-32.	Channel 2 PSA Signature High Register (PSA_SIGREGH2) Field Descriptions	534
14-33.	Channel 2 CRC Value Low Register (CRC_REGL2) Field Descriptions	534
14-34.	Channel 2 CRC Value High Register (CRC_REGH2) Field Descriptions	535
14-35.	Channel 2 PSA Sector Signature Low Register (PSA_SECSIGREGL2) Field Descriptions	535
14-36.	Channel 2 PSA Sector Signature High Register (PSA_SECSIGREGH2) Field Descriptions	535
14-37.	Channel 2 Raw Data Low Register (RAW_DATAAREGL2) Field Descriptions	536
14-38.	Channel 2 Raw Data High Register (RAW_DATAAREGH2) Field Descriptions	536
14-39.	Data Bus Selection Register Field Descriptions	537
15-1.	VIM Control Registers	553
15-2.	Interrupt Vector Table Parity Flag Register (PARFLG) Field Descriptions	554
15-3.	Interrupt Vector Table Parity Control Register (PARCTL) Field Descriptions	554
15-4.	Address Parity Error Register (PARERR) Field Descriptions	555
15-5.	Fall Back Address Parity Error Register (FBPARERR) Field Descriptions	555
15-6.	Interrupt Dispatch	556
15-7.	IRQ Index Offset Vector Register (IRQINDEX) Field Descriptions	557
15-8.	FIQ Index Offset Vector Register (FIQINDEX) Field Descriptions	557
15-9.	FIQ/IRQ Program Control Registers (FIQPR) Field Descriptions	559
15-10.	Pending Interrupt Read Location Registers (INTREQ) Field Descriptions	561
15-11.	Interrupt Enable Set Registers (REQENASET) Field Descriptions	563
15-12.	Interrupt Enable Clear Registers (REQENACLR) Field Descriptions	565
15-13.	Wake-Up Enable Set Registers (WAKEENASET) Field Descriptions	567
15-14.	Wake-Up Enable Clear Registers (WAKEENACLR) Field Descriptions	569

15-15. IRQ Interrupt Vector Register (IRQVECREG) Field Descriptions	570
15-16. FIQ Interrupt Vector Register (FIQVECREG) Field Descriptions	570
15-17. Capture Event Register (CAPEVT) Field Descriptions	571
15-18. Interrupt Control Registers Organization	572
15-19. Interrupt Control Registers (CHANCTL) Field Descriptions	572
16-1. Arbitration According to Priority Queues and Priority Schemes	582
16-2. DMA Request Line Connection	586
16-3. Maximum Number of DMA Transactions per Channel in Non-Bypass Mode.....	591
16-4. Maximum Number of DMA Transactions per Channel in Bypass Mode	591
16-5. Control Packet RAM.....	594
16-6. Control Packet RAM.....	594
16-7. Parity RAM.....	594
16-8. DMA Control Registers.....	595
16-9. Control Packet Memory Map	596
16-10. Global Control Register (GCTRL) Field Descriptions	597
16-11. Channel Pending Register (PEND) Field Descriptions	598
16-12. DMA Status Register (DMASTAT) Field Descriptions	598
16-13. HW Channel Enable Set and Status Register (HWCHENAS) Field Descriptions.....	599
16-14. HW Channel Enable Reset and Status Register (HWCHENAR) Field Descriptions	599
16-15. SW Channel Enable Set and Status Register (SWCHENAS) Field Descriptions.....	600
16-16. SW Channel Enable Reset and Status Register (SWCHENAR) Field Descriptions.....	601
16-17. Channel Priority Set Register (CHPRIOS) Field Descriptions	601
16-18. Channel Priority Reset Register (CHPRIOR) Field Descriptions	602
16-19. Global Channel Interrupt Enable Set Register (GCHIENAS) Field Descriptions	602
16-20. Global Channel Interrupt Enable Reset Register (GCHIENAR) Field Descriptions.....	603
16-21. DMA Request Assignment Register 0 (DREQASIO) Field Descriptions.....	604
16-22. DMA Request Assignment Register 1 (DREQASI1) Field Descriptions.....	605
16-23. DMA Request Assignment Register 2 (DREQASI2) Field Descriptions.....	606
16-24. DMA Request Assignment Register 3 (DREQASI3) Field Descriptions.....	607
16-25. Port Assignment Register 0 (PAR0) Field Descriptions	608
16-26. Port Assignment Register 1 (PAR1) Field Descriptions	609
16-27. FTC Interrupt Mapping Register (FTCMAP) Field Descriptions	610
16-28. LFS Interrupt Mapping Register (LFSMAP) Field Descriptions	610
16-29. HBC Interrupt Mapping Register (HBCMAP) Field Descriptions	611
16-30. BTC Interrupt Mapping Register (BTCMAP) Field Descriptions	611
16-31. FTC Interrupt Enable Set (FTCINTENAS) Field Descriptions	612
16-32. FTC Interrupt Enable Reset (FTCINTENAR) Field Descriptions	612
16-33. LFS Interrupt Enable Set (LFSINTENAS) Field Descriptions	613
16-34. LFS Interrupt Enable Reset (LFSINTENAR) Field Descriptions.....	613
16-35. HBC Interrupt Enable Set (HBCINTENAS) Field Descriptions	614
16-36. HBC Interrupt Enable Reset (HBCINTENAR) Field Descriptions	614
16-37. BTC Interrupt Enable Reset (BTCINTENAS) Field Descriptions	615
16-38. BTC Interrupt Enable Reset (BTCINTENAR) Field Descriptions.....	615
16-39. Global Interrupt Flag Register (GINTFLAG) Field Descriptions	616
16-40. FTC Interrupt Flag Register (FTCFLAG) Field Descriptions	616
16-41. LFS Interrupt Flag Register (LFSFLAG) Field Descriptions.....	617
16-42. HBC Interrupt Flag Register (HBCFLAG) Field Descriptions	617
16-43. BTC Interrupt Flag Register (BTCFLAG) Field Descriptions.....	618
16-44. FTCA Interrupt Channel Offset Register (FTCAOFFSET) Field Descriptions	619

16-45. LFSA Interrupt Channel Offset Register (LFSAOFFSET) Field Descriptions	619
16-46. HBCA Interrupt Channel Offset Register (HBCAOFFSET) Field Descriptions	621
16-47. BTCA Interrupt Channel Offset Register (BTCAOFFSET) Field Descriptions	621
16-48. FTCB Interrupt Channel Offset Register (FTCBOFFSET) Field Descriptions	623
16-49. LFSB Interrupt Channel Offset Register (LFSBOFFSET) Field Descriptions	623
16-50. HBCB Interrupt Channel Offset Register (HBCBOFFSET) Field Descriptions	625
16-51. BTCB Interrupt Channel Offset Register (BTCBOFFSET) Field Descriptions	625
16-52. Port Control Register (PTCRL) Field Descriptions	627
16-53. RAM Test Control (RTCTRL) Field Descriptions	628
16-54. Debug Control (DCTRL) Field Descriptions	629
16-55. Watch Point Register (WPR) Field Descriptions	630
16-56. Watch Mask Register (WMR) Field Descriptions	630
16-57. Port B Active Channel Source Address Register (PBACDADDR) Field Descriptions	631
16-58. Port B Active Channel Destination Address Register (PBACDADDR) Field Descriptions	631
16-59. Port B Active Channel Transfer Count Register (PBACTC) Field Descriptions	632
16-60. Parity Control Register (DMAPCR) Field Descriptions	633
16-61. DMA Parity Error Address Register (DMAPAR) Field Descriptions	634
16-62. DMA Memory Protection Control Register (DMAMPCTRL) Field Descriptions	635
16-63. DMA Memory Protection Status Register (DMAMPST) Field Descriptions	637
16-64. DMA Memory Protection Region 0 Start Address Register (DMAMPR0S) Field Descriptions	638
16-65. DMA Memory Protection Region 0 End Address Register (DMAMPR0E) Field Descriptions	638
16-66. DMA Memory Protection Region 1 Start Address Register (DMAMPR1S) Field Descriptions	639
16-67. DMA Memory Protection Region 1 End Address Register (DMAMPR1E) Field Descriptions	639
16-68. DMA Memory Protection Region 2 Start Address Register (DMAMPR2S) Field Descriptions	640
16-69. DMA Memory Protection Region 2 End Address Register (DMAMPR2E) Field Descriptions	640
16-70. DMA Memory Protection Region 3 Start Address Register (DMAMPR3S) Field Descriptions	641
16-71. DMA Memory Protection Region 3 End Address Register (DMAMPR3E) Field Descriptions	641
16-72. Initial Source Address (ISADDR) Field Descriptions	642
16-73. Initial Destination Address Register (IDADDR) Field Descriptions	642
16-74. Initial Transfer Count Register (ITCOUNT) Field Descriptions	643
16-75. Channel Control Register (CHCTRL) Field Descriptions	644
16-76. Element Index Offset Register (EIOFF) Field Descriptions	645
16-77. Frame Index Offset Register (FIOFF) Field Descriptions	645
16-78. Current Source Address Register (CSADDR) Field Descriptions	646
16-79. Current Destination Address Register (CDADDR) Field Descriptions	646
16-80. Current Transfer Count Register (CTCOUNT) Field Descriptions	647
17-1. EMIF Pins Used to Access Both SDRAM and Asynchronous Memories	651
17-2. EMIF Pins Specific to SDRAM	652
17-3. EMIF Pins Specific to Asynchronous Memory	652
17-4. EMIF SDRAM Commands	653
17-5. Truth Table for SDRAM Commands	653
17-6. 16-bit EMIF Address Pin Connections	655
17-7. Description of the SDRAM Configuration Register (SDCR)	656
17-8. Description of the SDRAM Refresh Control Register (SDRCR)	656
17-9. Description of the SDRAM Timing Register (SDTIMR)	657
17-10. Description of the SDRAM Self Refresh Exit Timing Register (SDSRETR)	657
17-11. SDRAM LOAD MODE REGISTER Command	658
17-12. Refresh Urgency Levels	659
17-13. Mapping from Logical Address to EMIF Pins for 16-bit SDRAM	664

17-14. Normal Mode vs. Select Strobe Mode	665
17-15. Description of the Asynchronous <i>m</i> Configuration Register (CEnCFG)	667
17-16. Description of the Asynchronous Wait Cycle Configuration Register (AWCC)	668
17-17. Description of the EMIF Interrupt Mask Set Register (INTMSKSET)	668
17-18. Description of the EMIF Interrupt Mast Clear Register (INTMSKCLR)	668
17-19. Asynchronous Read Operation in Normal Mode	669
17-20. Asynchronous Write Operation in Normal Mode	671
17-21. Asynchronous Read Operation in Select Strobe Mode	673
17-22. Asynchronous Write Operation in Select Strobe Mode	675
17-23. Interrupt Monitor and Control Bit Fields	679
17-24. External Memory Interface (EMIF) Registers	683
17-25. Module ID Register (MIDR) Field Descriptions	683
17-26. Asynchronous Wait Cycle Configuration Register (AWCCR) Field Descriptions	684
17-27. SDRAM Configuration Register (SDCR) Field Descriptions	685
17-28. SDRAM Refresh Control Register (SDRCR) Field Descriptions	686
17-29. Asynchronous <i>n</i> Configuration Register (CEnCFG) Field Descriptions	687
17-30. SDRAM Timing Register (SDTIMR) Field Descriptions	688
17-31. SDRAM Self Refresh Exit Timing Register (SDSRETR) Field Descriptions	689
17-32. EMIF Interrupt Raw Register (INTRAW) Field Descriptions	690
17-33. EMIF Interrupt Mask Register (INTMSK) Field Descriptions	691
17-34. EMIF Interrupt Mask Set Register (INTMSKSET) Field Descriptions	692
17-35. EMIF Interrupt Mask Clear Register (INTMSKCLR) Field Descriptions	693
17-36. Page Mode Control Register (PMCR) Field Descriptions	694
17-37. SR Field Value For the EMIF to K4S641632H-TC(L)70 Interface	695
17-38. SDTIMR Field Calculations for the EMIF to K4S641632H-TC(L)70 Interface	697
17-39. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface	698
17-40. RR Calculation for the EMIF to K4S641632H-TC(L)70 Interface	699
17-41. SDCR Field Values For the EMIF to K4S641632H-TC(L)70 Interface	700
17-42. AC Characteristics for a Read Access	701
17-43. AC Characteristics for a Write Access	701
18-1. POM Registers	708
18-2. POM Global Control Register (POMGLBCTRL) Field Descriptions	709
18-3. POM Revision ID (POMREV) Field Descriptions	710
18-4. POM Clock Gate Control Register (POMCLKCTRL) Field Descriptions	710
18-5. POM Status Register (POMFLG) Field Descriptions	711
18-6. POM Program Region Start Address Register x (POMPROGSTARTx) Field Descriptions	712
18-7. POM Overlay Region Start Address Register x (POMOVLSTARTx) Field Descriptions	712
18-8. POM Region Size Register x (POMREGSIZEx) Field Descriptions	713
18-9. POM Integration Control Register (POMITCTRL) Field Descriptions	713
18-10. POM Claim Set Register (POMCLAIMSET) Field Descriptions	714
18-11. POM Claim Clear Register (POMCLAIMCLR) Field Descriptions	715
18-12. POM Lock Access Register (POMLOCKACCESS) Field Descriptions	716
18-13. POM Lock Status Register (POMLOCKSTATUS) Field Descriptions	716
18-14. POM Authentication Status Register (POMAUTHSTATUS) Field Descriptions	716
18-15. POM Device ID Register (POMDEVID) Field Descriptions	717
18-16. POM Device Type Register (POMDEVTYPE) Field Descriptions	717
18-17. POM Peripheral ID 4 Register (POMPERIPHERALID4) Field Descriptions	718
18-18. POM Peripheral ID 5 Register (POMPERIPHERALID5) Field Descriptions	718
18-19. POM Peripheral ID 6 Register (POMPERIPHERALID6) Field Descriptions	719

18-20. POM Peripheral ID 7 Register (POMPERIPHERALID7) Field Descriptions	719
18-21. POM Peripheral ID 0 Register (POMPERIPHERALID0) Field Descriptions	720
18-22. POM Peripheral ID 1 Register (POMPERIPHERALID1) Field Descriptions	720
18-23. POM Peripheral ID 2 Register (POMPERIPHERALID2) Field Descriptions	721
18-24. POM Peripheral ID 3 Register (POMPERIPHERALID3) Field Descriptions	721
18-25. POM Component ID 0 Register (POMCOMPONENTID0) Field Descriptions	722
18-26. POM Component ID 1 Register (POMCOMPONENTID1) Field Descriptions	722
18-27. POM Component ID 2 Register (POMCOMPONENTID2) Field Descriptions	723
18-28. POM Component ID 3 Register (POMCOMPONENTID3) Field Descriptions	723
19-1. ePWM Module Control and Status Register Set Grouped by Submodule	728
19-2. Submodule Configuration Parameters	729
19-3. Time-Base Submodule Registers.....	732
19-4. Key Time-Base Signals	733
19-5. Counter-Compare Submodule Registers	743
19-6. Counter-Compare Submodule Key Signals	743
19-7. Action-Qualifier Submodule Registers	748
19-8. Action-Qualifier Submodule Possible Input Events	749
19-9. Action-Qualifier Event Priority for Up-Down-Count Mode	751
19-10. Action-Qualifier Event Priority for Up-Count Mode	751
19-11. Action-Qualifier Event Priority for Down-Count Mode.....	751
19-12. Behavior if CMPA/CMPB is Greater than the Period	752
19-13. Dead-Band Generator Submodule Registers	762
19-14. Classical Dead-Band Operating Modes	764
19-15. Dead-Band Delay Values in μ S as a Function of DBFED and DBRED	766
19-16. PWM-Chopper Submodule Registers.....	767
19-17. Possible Pulse Width Values for VCLK4 = 100 MHz	769
19-18. Trip-Zone Submodule Registers	772
19-19. Possible Actions On a Trip Event.....	773
19-20. Event-Trigger Submodule Registers	779
19-21. Digital Compare Submodule Registers	783
19-22. EPWM_MODULE_CONTROL_AND_STATUS_REGISTER Registers	803
19-23. EPWM_MODULE_CONTROL_AND_STATUS_REGISTER Access Type Codes.....	804
19-24. TBCTL Register Field Descriptions.....	805
19-25. TBSTS Register Field Descriptions	807
19-26. TBPHS Register Field Descriptions	808
19-27. TBCTR Register Field Descriptions	809
19-28. TBPRD Register Field Descriptions	810
19-29. CMPCTL Register Field Descriptions	811
19-30. CMPA Register Field Descriptions	813
19-31. CMPB Register Field Descriptions	814
19-32. AQCTLA Register Field Descriptions	815
19-33. AQCTLB Register Field Descriptions	817
19-34. AQSFRC Register Field Descriptions	819
19-35. AQCSFRC Register Field Descriptions	820
19-36. DBCTL Register Field Descriptions	821
19-37. DBRED Register Field Descriptions.....	823
19-38. DBFED Register Field Descriptions	824
19-39. TZSEL Register Field Descriptions.....	825
19-40. TZDSEL Register Field Descriptions.....	827

19-41. TZCTL Register Field Descriptions	828
19-42. TZEINT Register Field Descriptions	829
19-43. TZFLG Register Field Descriptions	830
19-44. TZCLR Register Field Descriptions	831
19-45. TZFRC Register Field Descriptions	832
19-46. ETSEL Register Field Descriptions	833
19-47. ETPS Register Field Descriptions	835
19-48. ETFLG Register Field Descriptions	837
19-49. ETCLR Register Field Descriptions	838
19-50. ETFRC Register Field Descriptions	839
19-51. PCCTL Register Field Descriptions	840
19-52. DCTRISEL Register Field Descriptions	841
19-53. DCACTL Register Field Descriptions	842
19-54. DCBCTL Register Field Descriptions	843
19-55. DCFCTL Register Field Descriptions	844
19-56. DCCAPCTL Register Field Descriptions	845
19-57. DCFOFFSET Register Field Descriptions	846
19-58. DCFOFFSETCNT Register Field Descriptions	847
19-59. DCFWINDOW Register Field Descriptions	848
19-60. DCFWINDOWCNT Register Field Descriptions	849
19-61. DCCAP Register Field Descriptions	850
20-1. ECAP Registers	860
20-2. ECAP Access Type Codes	860
20-3. TSCTR Register Field Descriptions	861
20-4. CTRPHS Register Field Descriptions	862
20-5. CAP1 Register Field Descriptions	863
20-6. CAP2 Register Field Descriptions	864
20-7. CAP3 Register Field Descriptions	865
20-8. CAP4 Register Field Descriptions	866
20-9. ECCTL1 Register Field Descriptions	867
20-10. ECCTL2 Register Field Descriptions	869
20-11. ECEINT Register Field Descriptions	871
20-12. ECFLG Register Field Descriptions	872
20-13. ECCLR Register Field Descriptions	873
20-14. ECFRC Register Field Descriptions	874
21-1. EQEP Memory Map	890
21-2. Quadrature Decoder Truth Table	892
21-3. EQEP Registers	906
21-4. EQEP Access Type Codes	906
21-5. QPOSCNT Register Field Descriptions	907
21-6. QPOSINIT Register Field Descriptions	908
21-7. QPOSMAX Register Field Descriptions	909
21-8. QPOSCMP Register Field Descriptions	910
21-9. QPOSILAT Register Field Descriptions	911
21-10. QPOSSLAT Register Field Descriptions	912
21-11. QPOSLAT Register Field Descriptions	913
21-12. QUTMR Register Field Descriptions	914
21-13. QUPRD Register Field Descriptions	915
21-14. QWDTMR Register Field Descriptions	916

21-15. QWDPRD Register Field Descriptions	917
21-16. QDECTL Register Field Descriptions	918
21-17. QEPCTL Register Field Descriptions	919
21-18. QCAPCTL Register Field Descriptions	921
21-19. QPOSCTL Register Field Descriptions	922
21-20. QEINT Register Field Descriptions	923
21-21. QFLG Register Field Descriptions	924
21-22. QCLR Register Field Descriptions	926
21-23. QFRC Register Field Descriptions	928
21-24. QEPSTS Register Field Descriptions	929
21-25. QCTMR Register Field Descriptions	930
21-26. QCPRD Register Field Descriptions	931
21-27. QCTMLAT Register Field Descriptions	932
21-28. QCPRDLAT Register Field Descriptions	933
22-1. ADC Look-Up Table Field Descriptions	948
22-2. Calibration Reference Voltages	958
22-3. Self-Test Reference Voltages	961
22-4. Determination of ADC Input Channel Condition	962
22-5. Output Buffer and Pull Control Behavior for ADxEVT as GPIO Pins	966
22-6. ADC_CONTROL Registers	967
22-7. ADC_CONTROL Access Type Codes	969
22-8. ADRSTCR Register Field Descriptions	970
22-9. ADOPMODECR Register Field Descriptions	971
22-10. ADCLOCKCR Register Field Descriptions	973
22-11. ADCALCR Register Field Descriptions	974
22-12. ADEVMODECR Register Field Descriptions	976
22-13. ADG1MODECR Register Field Descriptions	979
22-14. ADG2MODECR Register Field Descriptions	982
22-15. ADEVSRC Register Field Descriptions	985
22-16. ADG1SRC Register Field Descriptions	986
22-17. ADG2SRC Register Field Descriptions	987
22-18. ADEVINTENA Register Field Descriptions	988
22-19. ADG1INTENA Register Field Descriptions	989
22-20. ADG2INTENA Register Field Descriptions	990
22-21. ADEVINTFLG Register Field Descriptions	991
22-22. ADG1INTFLG Register Field Descriptions	992
22-23. ADG2INTFLG Register Field Descriptions	993
22-24. ADEVTHRINTCR Register Field Descriptions	994
22-25. ADG1THRINTCR Register Field Descriptions	995
22-26. ADG2THRINTCR Register Field Descriptions	996
22-27. ADEVDMACR Register Field Descriptions	997
22-28. ADG1DMACR Register Field Descriptions	999
22-29. ADG2DMACR Register Field Descriptions	1001
22-30. ADBNDCR Register Field Descriptions	1003
22-31. ADBNDEND Register Field Descriptions	1004
22-32. ADEVSAMP Register Field Descriptions	1005
22-33. ADG1SAMP Register Field Descriptions	1006
22-34. ADG2SAMP Register Field Descriptions	1007
22-35. ADEVSR Register Field Descriptions	1008

22-36. ADG1SR Register Field Descriptions.....	1009
22-37. ADG2SR Register Field Descriptions.....	1010
22-38. ADEVSEL Register Field Descriptions	1011
22-39. ADG1SEL Register Field Descriptions	1012
22-40. ADG2SEL Register Field Descriptions	1013
22-41. ADCALR Register Field Descriptions.....	1014
22-42. ADSMSTATE Register Field Descriptions	1015
22-43. ADLASTCONV Register Field Descriptions	1016
22-44. ADEVBUFFER_0 to ADEVBUFFER_7 Register Field Descriptions	1018
22-45. ADG1BUFFER_0 to ADG1BUFFER_7 Register Field Descriptions	1020
22-46. ADG2BUFFER_0 to ADG2BUFFER_7 Register Field Descriptions	1022
22-47. ADEVEMUBUFFER Register Field Descriptions	1024
22-48. ADG1EMUBUFFER Register Field Descriptions	1026
22-49. ADG2EMUBUFFER Register Field Descriptions	1028
22-50. ADEVTDIR Register Field Descriptions	1029
22-51. ADEVTOUT Register Field Descriptions	1030
22-52. ADEVTIN Register Field Descriptions	1031
22-53. ADEVTSET Register Field Descriptions	1032
22-54. ADEVTCLR Register Field Descriptions	1033
22-55. ADEVTPDR Register Field Descriptions	1034
22-56. ADEVTPDIS Register Field Descriptions	1035
22-57. ADEVTPSEL Register Field Descriptions.....	1036
22-58. ADEVSAMPDISEN Register Field Descriptions	1037
22-59. ADG1SAMPDISEN Register Field Descriptions	1038
22-60. ADG2SAMPDISEN Register Field Descriptions	1039
22-61. ADMAGINT1CR Register Field Descriptions	1041
22-62. ADMAGINT1MASK Register Field Descriptions	1042
22-63. ADMAGINT2CR Register Field Descriptions	1044
22-64. ADMAGINT2MASK Register Field Descriptions	1045
22-65. ADMAGINT3CR Register Field Descriptions	1047
22-66. ADMAGINT3MASK Register Field Descriptions	1048
22-67. ADMAGINTENASET Register Field Descriptions.....	1049
22-68. ADMAGINTENACLR Register Field Descriptions	1050
22-69. ADMAGINTFLG Register Field Descriptions	1051
22-70. ADMAGINTOFF Register Field Descriptions	1052
22-71. ADEVFIFORESETCR Register Field Descriptions	1053
22-72. ADG1FIFORESETCR Register Field Descriptions	1054
22-73. ADG2FIFORESETCR Register Field Descriptions	1055
22-74. ADEVRAMWRADDR Register Field Descriptions	1056
22-75. ADG1RAMWRADDR Register Field Descriptions	1057
22-76. ADG2RAMWRADDR Register Field Descriptions	1058
22-77. ADPARCR Register Field Descriptions	1059
22-78. ADPARADDR Register Field Descriptions.....	1060
22-79. ADPWRUPDLYCTRL Register Field Descriptions.....	1061
22-80. ADEVCHNSELMODECTRL Register Field Descriptions	1062
22-81. ADG1CHNSELMODECTRL Register Field Descriptions	1063
22-82. ADG2CHNSELMODECTRL Register Field Descriptions	1064
22-83. ADEVCCURRCOUNT Register Field Descriptions.....	1065
22-84. ADEVMAXCOUNT Register Field Descriptions.....	1066

22-85. ADG1CURRCOUNT Register Field Descriptions	1067
22-86. ADG1MAXCOUNT Register Field Descriptions	1068
22-87. ADG2CURRCOUNT Register Field Descriptions	1069
22-88. ADG2MAXCOUNT Register Field Descriptions	1070
23-1. N2HET RAM Base Addresses	1081
23-2. N2HET RAM Bank Structure	1082
23-3. Pin Safe State Upon Parity Error Detection	1083
23-4. N2HET Parity Bit Mapping	1084
23-5. Prescale Factor Register Encoding	1085
23-6. Interpretation of the 7-Bit HR Data Field	1086
23-7. Edge Detection Input Timing for Loop Resolution Instructions	1097
23-8. Edge Detection Input Timing for High Resolution Instructions	1097
23-9. Input Buffer, Output Buffer, and Pull Control Behavior	1103
23-10. N2HET Pin Disable Feature	1104
23-11. Pulse Length Examples for Suppression Filter	1105
23-12. Interrupt Sources and Corresponding Offset Values in Registers HETOFFx	1105
23-13. HWAG Interrupt Sources and Offset Values	1126
23-14. HWAG Interrupt Descriptions	1127
23-15. N2HET Registers	1135
23-16. Global Configuration Register (HETGCR) Field Descriptions	1136
23-17. Prescale Factor Register (HETPFR) Field Descriptions	1138
23-18. N2HET Current Address (HETADDR) Field Descriptions	1139
23-19. Offset Index Priority Level 1 Register (HETOFF1) Field Descriptions	1139
23-20. Interrupt Offset Encoding Format	1140
23-21. Offset Index Priority Level 2 Register (HETOFF2) Field Descriptions	1140
23-22. Interrupt Enable Set Register (HETINTENAS) Field Descriptions	1141
23-23. NHET Interrupt Enable Clear (HETINTENAC) Field Descriptions	1141
23-24. Exception Control Register 1 (HETEXC1) Field Descriptions	1142
23-25. Exception Control Register 2 (HETEXC2) Field Descriptions	1143
23-26. Interrupt Priority Register (HETPRY) Field Descriptions	1144
23-27. Interrupt Flag Register (HETFLG) Field Descriptions	1144
23-28. AND Share Control Register (HETAND) Field Descriptions	1145
23-29. HR Share Control Register (HETHRSH) Field Descriptions	1146
23-30. XOR Share Control Register (HETXOR) Field Descriptions	1147
23-31. Request Enable Set Register (HETREQENS) Field Descriptions	1148
23-32. Request Enable Clear Register (HETREQENC) Field Descriptions	1148
23-33. Request Destination Select Register (HETREQDS) Field Descriptions	1149
23-34. N2HET Direction Register (HETDIR) Field Descriptions	1150
23-35. N2HET Data Input Register (HETDIN) Field Descriptions	1151
23-36. N2HET Data Output Register (HETDOUT) Field Descriptions	1151
23-37. N2HET Data Set Register (HETDSET) Field Descriptions	1152
23-38. N2HET Data Clear Register (HETDCLR) Field Descriptions	1152
23-39. N2HET Open Drain Register (HETPDR) Field Descriptions	1153
23-40. N2HET Pull Disable Register (HETPULDIS) Field Descriptions	1153
23-41. N2HET Pull Select Register (HETPSL) Field Descriptions	1154
23-42. Parity Control Register (HETPCR) Field Descriptions	1155
23-43. Parity Address Register (HETPAR) Field Descriptions	1156
23-44. Parity Pin Register (HETPPR) Field Descriptions	1157
23-45. Known State on Parity Error	1157

23-46. Suppression Filter Preload Register (HETSFPRLD) Field Descriptions	1158
23-47. Suppression Filter Enable Register (HETSFENA) Field Descriptions.....	1158
23-48. Loop Back Pair Select Register (HETLBPSEL) Field Descriptions.....	1159
23-49. Loop Back Pair Direction Register (HETLBPDIR) Field Descriptions	1160
23-50. NHET Pin Disable Register (HETPINDIS) Field Descriptions.....	1161
23-51. HWAG Registers	1162
23-52. HWAG Pin Select Register (HWAPINSEL) Field Descriptions.....	1163
23-53. HWAG Global Control Register 0 (HWAGCR0) Field Descriptions	1164
23-54. HWAG Global Control Register 1 (HWAGCR1) Field Descriptions	1164
23-55. HWAG Global Control Register 2 (HWAGCR2) Field Descriptions	1165
23-56. HWAG Interrupt Enable Set Register (HWAENASET) Field Descriptions.....	1166
23-57. HWAG Interrupts	1166
23-58. HWAG Interrupt Enable Clear Register (HWAENACLR) Field Descriptions	1167
23-59. HWAG Interrupt Level Set Register (HWALVLSET) Field Descriptions	1168
23-60. HWAG Interrupt Level Clear Register (HWALVLCCLR) Field Descriptions.....	1168
23-61. HWAG Interrupt Flag Register (HWAFLG) Field Descriptions	1169
23-62. HWAG Interrupt Offset Register 0 (HWAOFF0) Field Descriptions	1170
23-63. HWAG Interrupt Offset Register 1 (HWAOFF1) Field Descriptions	1171
23-64. HWAG Angle Value Register (HWAACNT) Field Descriptions.....	1172
23-65. HWAG Previous Tooth Period Value Register (HWAPCNT1) Field Descriptions	1173
23-66. HWAG Current Tooth Period Value Register (HWAPCNT) Field Descriptions	1173
23-67. HWAG Step Width Register (HWASTDW) Field Descriptions	1174
23-68. HWAG Teeth Number Register (HWATHNB) Field Descriptions.....	1175
23-69. HWAG Current Teeth Number Register (HWATHVL) Field Descriptions.....	1175
23-70. HWAG Filter Register (HWAFIL) Field Descriptions.....	1176
23-71. HWAG Filter Register 2 (HWAFIL2) Field Descriptions.....	1176
23-72. HWAG Angle Increment Register (HWAANGI) Field Descriptions	1177
23-73. Instruction Summary	1178
23-74. FLAGS Generated by Instruction	1179
23-75. Interrupt Capable Instructions	1179
23-76. Arithmetic / Bitwise Logic Sub-Opcodes	1191
23-77. Source Operand Choices	1191
23-78. Destination Operand Choices	1191
23-79. Shift Encoding	1192
23-80. Execution Time for ADC, ADD, AND, OR, SBB, SUB, XOR Instructions	1192
23-81. Move Types for ADM32	1197
23-82. Edge Select Encoding for APCNT	1200
23-83. Branch Condition Encoding for BR	1203
23-84. DADM64 Control Field Description	1208
23-85. Event Encoding Format for ECNT	1216
23-86. Magnitude Compare Order for MCMP	1218
23-87. Move Type Encoding Selection	1221
23-88. MOV64 Control Field Descriptions	1225
23-89. Comparison Type Encoding Format	1226
23-90. Counter Type Encoding Format	1228
23-91. Comparison Type Encoding Format	1235
23-92. RADM64 Control Field Descriptions	1235
23-93. Step Width Encoding for SCNT	1241
23-94. SHIFT MODE Encoding Format.....	1243

23-95. SHIFT Condition Encoding	1243
23-96. Event Encoding Format for WCAP	1246
23-97. Event Encoding Format for WCAPE	1248
24-1. CPENA / TMBx Priority Rules	1257
24-2. Triggered Control Packets	1260
24-3. DCP RAM	1262
24-4. DCP Parity RAM.....	1262
24-5. Field Addresses of the WCAP, ECNT, PCNT Example	1263
24-6. 32-Bit-Transfer of Data Fields	1264
24-7. Destination Buffer Values	1264
24-8. 64-Bit-Transfer of Control Field and Data Fields.....	1265
24-9. Destination Buffer Values	1265
24-10. HTU Control Registers.....	1266
24-11. Global Control Register (HTU GC) Field Descriptions	1267
24-12. Control Packet Enable Register (HTU CPENA) Field Descriptions	1268
24-13. CPENA Write Results.....	1268
24-14. CPENA Read Results	1268
24-15. Control Packet (CP) Busy Register 0 (HTU BUSY0) Field Descriptions.....	1269
24-16. Control Packet (CP) Busy Register 1 (HTU BUSY1) Field Descriptions.....	1270
24-17. Control Packet (CP) Busy Register 2 (HTU BUSY2) Field Descriptions.....	1270
24-18. Control Packet (CP) Busy Register 3 (HTU BUSY3) Field Descriptions.....	1271
24-19. Active Control Packet and Error Register (HTU ACPE) Field Descriptions	1271
24-20. Request Lost and Bus Error Control Register (HTU RLBECTRL) Field Descriptions.....	1273
24-21. Buffer Full Interrupt Enable Set Register (HTU BFINTS) Field Descriptions.....	1274
24-22. Buffer Full Interrupt Enable Clear Register (HTU BFINTC) Field Descriptions	1274
24-23. Interrupt Mapping Register (HTU INTMAP) Field Descriptions	1275
24-24. Interrupt Offset Register 0 (HTU INTOFF0) Field Descriptions	1276
24-25. Interrupt Offset Register 1 (HTU INTOFF1) Field Descriptions	1277
24-26. Buffer Initialization Mode Register (HTU BIM) Field Descriptions	1278
24-27. Buffer Initialization.....	1278
24-28. Request Lost Flag Register (HTU RLOSTFL) Field Descriptions	1280
24-29. Buffer Full Interrupt Flag Register (HTU BFINTFL) Field Descriptions	1280
24-30. BER Interrupt Flag Register (HTU BERINTFL) Field Descriptions	1281
24-31. Memory Protection 1 Start Address Register (HTU MP1S) Field Descriptions	1282
24-32. Memory Protection 1 End Address Register (HTU MP1E) Field Descriptions	1282
24-33. Debug Control Register (HTU DCTRL) Field Descriptions	1283
24-34. Watch Point Register (HTU WPR) Field Descriptions.....	1284
24-35. Watch Mask Register (HTU WMR) Field Descriptions	1284
24-36. Module Identification Register (HTU ID) Field Descriptions	1285
24-37. Parity Control Register (HTU PCR) Field Descriptions.....	1286
24-38. Parity Address Register (HTU PAR) Field Descriptions	1287
24-39. Memory Protection Control and Status Register (HTU MPCS) Field Descriptions	1288
24-40. Memory Protection 0 Start Address Register (HTU MP0S) Field Descriptions	1291
24-41. Memory Protection End Address Register (HTU MP0E) Field Descriptions	1291
24-42. Double Control Packet Memory Map	1292
24-43. Initial Full Address A Register (HTU IFADDRA) Field Descriptions	1293
24-44. Initial Full Address B Register (HTU IFADDRB) Field Descriptions	1293
24-45. Initial N2HET Address and Control Register (HTU IHADDRCT) Field Descriptions	1294
24-46. Initial Transfer Count Register (HTU ITCOUNT) Field Descriptions	1295

24-47. Current Full Address A Register (HTU CFADDRA) Field Descriptions	1296
24-48. Current Full Address B Register (HTU CFADDRB) Field Descriptions	1297
24-49. Current Frame Count Register (HTU CF_COUNT) Field Descriptions	1298
24-50. Application Examples for Setting the Transfer Modes of CP A and B of a DCP	1299
25-1. GIO Control Registers	1309
25-2. GIO Global Control Register (GIOGCR0) Field Descriptions	1310
25-3. GIO Interrupt Detect Register (GIOINTDET) Field Descriptions	1311
25-4. GIO Interrupt Polarity Register (GIOPOL) Field Descriptions	1312
25-5. GIO Interrupt Enable Set Register (GIOENASET) Field Descriptions	1313
25-6. GIO Interrupt Enable Clear Register (GIOENACLR) Field Descriptions	1314
25-7. GIO Interrupt Priority Register (GIOLVLSET) Field Descriptions	1315
25-8. GIO Interrupt Priority Register (GIOLVLCLR) Field Descriptions	1317
25-9. GIO Interrupt Flag Register (GIOFLG) Field Descriptions	1318
25-10. GIO Offset 1 Register (GIOOFF1) Field Descriptions	1319
25-11. GIO Offset 2 Register (GIOOFF2) Field Descriptions	1320
25-12. GIO Emulation 1 Register (GIOEMU1) Field Descriptions	1321
25-13. GIO Emulation 2 Register (GIOEMU2) Field Descriptions	1322
25-14. GIO Data Direction Registers (GIODIR[A-B]) Field Descriptions	1323
25-15. GIO Data Input Registers (GIODIN[A-B]) Field Descriptions	1323
25-16. GIO Data Output Registers (GIODOUT[A-B]) Field Descriptions	1324
25-17. GIO Data Set Registers (GIODSET[A-B]) Field Descriptions	1324
25-18. GIO Data Clear Registers (GIODCLR[A-B]) Field Descriptions	1325
25-19. GIO Open Drain Registers (GIOPDR[A-B]) Field Descriptions	1325
25-20. GIO Pull Disable Registers (GIOPULDIS[A-B]) Field Descriptions	1326
25-21. GIO Pull Select Registers (GIOPSL[A-B]) Field Descriptions	1326
25-22. Output Buffer and Pull Control Behavior for GIO Pins	1327
26-1. Parameters of the CAN Bit Time	1332
26-2. Message Object Field Descriptions	1338
26-3. Message RAM Addressing in Debug/Suspend and RDA Mode	1340
26-4. Message Interface Register Sets 1 and 2	1342
26-5. Message Interface Register 3	1344
26-6. DCAN Control Registers	1363
26-7. CAN Control Register Field Descriptions	1365
26-8. Error and Status Register Field Descriptions	1367
26-9. Error Counter Register Field Descriptions	1369
26-10. Bit Timing Register Field Descriptions	1370
26-11. Interrupt Register Field Descriptions	1371
26-12. Test Register Field Descriptions	1372
26-13. Parity Error Code Register Field Descriptions	1373
26-14. Core Release Register (DCAN REL) Field Descriptions	1373
26-15. Auto-Bus-On Time Register Field Descriptions	1374
26-16. Transmission Request Registers Field Descriptions	1375
26-17. New Data Registers Field Descriptions	1377
26-18. Interrupt Pending Registers Field Descriptions	1379
26-19. Message Valid Registers Field Descriptions	1381
26-20. Interrupt Multiplexer Registers Field Descriptions	1382
26-21. IF1/IF2 Command Register Field Descriptions	1384
26-22. IF1/IF2 Mask Register Field Descriptions	1386
26-23. IF1/IF2 Arbitration Register Field Descriptions	1387

26-24. IF1/IF2 Message Control Register Field Descriptions	1389
26-25. IF3 Observation Register Field Descriptions	1391
26-26. IF3 Mask Register Field Descriptions	1393
26-27. IF3 Arbitration Register Field Descriptions	1394
26-28. IF3 Message Control Register Field Descriptions	1395
26-29. IF3 Update Control Register Field Descriptions	1397
26-30. CAN TX IO Control Register Field Descriptions	1398
26-31. CAN RX IO Control Register Field Descriptions	1399
27-1. Pin Configurations	1404
27-2. Clocking Modes	1411
27-3. Pin Mapping for SIMO Pin with MSB First	1418
27-4. Pin Mapping for SOMI Pin with MSB First	1418
27-5. Pin Mapping for SIMO Pin with LSB First	1419
27-6. Pin Mapping for SOMI Pin with LSB First	1419
27-7. SPI Registers	1432
27-8. SPI Global Control Register 0 (SPIGCR0) Field Descriptions	1433
27-9. SPI Global Control Register 1 (SPIGCR1) Field Descriptions	1434
27-10. SPI Interrupt Register (SPIINT0) Field Descriptions	1435
27-11. SPI Interrupt Level Register (SPILVL) Field Descriptions	1437
27-12. SPI Flag Register (SPIFLG) Field Descriptions	1438
27-13. SPI Pin Control (SPIPC0) Field Descriptions	1441
27-14. SPI Pin Control Register (SPIPC1) Field Descriptions	1442
27-15. SPI Pin Control Register 2 (SPIPC2) Field Descriptions	1444
27-16. SPI Pin Control Register 3 (SPIPC3) Field Descriptions	1445
27-17. SPI Pin Control Register 4 (SPIPC4) Field Descriptions	1446
27-18. SPI Pin Control Register 5 (SPIPC5) Field Descriptions	1448
27-19. SPI Pin Control Register 6 (SPIPC6) Field Descriptions	1450
27-20. SPI Pin Control Register 7 (SPIPC7) Field Descriptions	1451
27-21. SPI Pin Control Register 8 (SPIPC8) Field Descriptions	1452
27-22. SPI Transmit Data Register 0 (SPIDAT0) Field Descriptions	1454
27-23. SPI Transmit Data Register 1 (SPIDAT1) Field Descriptions	1455
27-24. Chip Select Number Active	1457
27-25. SPI Receive Buffer Register (SPIBUF) Field Descriptions	1458
27-26. SPI Emulation Register (SPIEMU) Field Descriptions	1460
27-27. SPI Delay Register (SPIDELAY) Field Descriptions	1460
27-28. SPI Default Chip Select Register (SPIDEF) Field Descriptions	1463
27-29. SPI Data Format Registers (SPIFMT) Field Descriptions	1464
27-30. Transfer Group Interrupt Vector 0 (INTVECT0)	1466
27-31. Transfer Group Interrupt Vector 1 (INTVECT1)	1467
27-32. SPI Pin Control Register 9 (SPIPC9) Field Descriptions	1469
27-33. SPI Parallel/Modulo Mode Control Register (SPIPMCTRL) Field Descriptions	1470
27-34. Multi-buffer Mode Enable Register (MIBSPIE) Field Descriptions	1473
27-35. TG Interrupt Enable Set Register (TGITENST) Field Descriptions	1474
27-36. TG Interrupt Enable Clear Register (TGITENCR) Field Descriptions	1475
27-37. Transfer Group Interrupt Level Set Register (TGITLVST) Field Descriptions	1476
27-38. Transfer Group Interrupt Level Clear Register (TGITLVCR) Field Descriptions	1477
27-39. Transfer Group Interrupt Flag Register (TGINTFLG) Field Descriptions	1478
27-40. Tick Count Register (TICKCNT) Field Descriptions	1479
27-41. Last TG End Pointer (LTGPEND) Field Descriptions	1480

27-42. TG Control Registers (TGxCTRL) Field Descriptions	1481
27-43. DMA Channel Control Register (DMAxCTRL) Field Descriptions	1484
27-44. MibSPI DMAxCOUNT Register (ICOUNT) Field Descriptions	1486
27-45. MibSPI DMA Large Count Register (DMACNTLEN) Field Descriptions	1487
27-46. Multi-buffer RAM Uncorrectable Parity Error Control Register (UERRCTRL) Field Descriptions	1487
27-47. Multi-buffer RAM Uncorrectable Parity Error Status Register (UERRSTAT) Field Descriptions.....	1488
27-48. RXRAM Uncorrectable Parity Error Address Register (UERRADDR1) Field Descriptions.....	1489
27-49. TXRAM Uncorrectable Parity Error Address Register (UERRADDR0) Field Descriptions	1490
27-50. RXRAM Overrun Buffer Address Register (RXOVRN_BUF_ADDR) Field Descriptions	1491
27-51. I/O-Loopback Test Control Register (IOLPBTSTCR) Field Descriptions.....	1492
27-52. SPI Extended Prescale Register 1 (EXTENDED_PRESCALE1) Field Descriptions.....	1494
27-53. SPI Extended Prescale Register 2 (EXTENDED_PRESCALE2) Field Descriptions.....	1496
27-54. Multi-Buffer RAM Register Summary	1499
27-55. Multi-Buffer RAM Transmit Data Register (TXRAM) Field Descriptions	1500
27-56. Chip Select Number Active	1502
27-57. Multi-Buffer Receive Buffer Register (RXRAM) Field Descriptions	1503
28-1. Superfractional Bit Modulation for SCI Mode (Normal Configuration).....	1520
28-2. Superfractional Bit Modulation for SCI Mode (Maximum Configuration).....	1521
28-3. SCI Mode (Minimum Configuration)	1521
28-4. SCI/LIN Interrupts	1528
28-5. Response Length Info Using IDBYTE Field Bits [5:4] for LIN Standards Earlier than 1.3.....	1535
28-6. Response Length with SCIFORMAT[18:16] Programming	1535
28-7. Superfractional Bit Modulation for LIN Master Mode and Slave Mode.....	1537
28-8. Timeout Values in T_{bit} Units	1544
28-9. SCI/LIN Control Registers.....	1557
28-10. SCI Global Control Register 0 (SCIGCR0) Field Descriptions	1558
28-11. SCI Global Control Register 1 (SCIGCR1) Field Descriptions	1559
28-12. SCI Receiver Status Flags	1562
28-13. SCI Transmitter Status Flags	1562
28-14. SCI Global Control Register 2 (SCIGCR2) Field Descriptions	1563
28-15. SCI Set Interrupt Register (SCISSETINT) Field Descriptions.....	1565
28-16. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions.....	1568
28-17. SCI Set Interrupt Level Register (SCISSETINTLVL) Field Descriptions.....	1572
28-18. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions	1575
28-19. SCI Flags Register (SCIFLR) Field Descriptions.....	1578
28-20. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions	1585
28-21. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions	1585
28-22. SCI Format Control Register (SCIFORMAT) Field Descriptions.....	1586
28-23. Baud Rate Selection Register (BRS) Field Descriptions.....	1587
28-24. Comparative Baud Values for Different P Values, Asynchronous Mode	1588
28-25. Receiver Emulation Data Buffer (SCIRED) Field Descriptions.....	1588
28-26. Receiver Data Buffer (SCIRD) Field Descriptions	1589
28-27. Transmit Data Buffer Register (SCITD) Field Descriptions	1590
28-28. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions	1590
28-29. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions	1591
28-30. LINTX Pin Control	1591
28-31. LINRX Pin Control	1591
28-32. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions	1592
28-33. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions	1593

28-34. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions	1594
28-35. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions	1595
28-36. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions	1596
28-37. SCI Pin I/O Control Register 7 (SCIPIO7) Field Descriptions	1597
28-38. SCI Pin I/O Control Register 8 (SCIPIO8) Field Descriptions	1597
28-39. LIN Compare Register (LINCOMPARE) Field Descriptions	1598
28-40. LIN Receive Buffer 0 Register (LINRD0) Field Descriptions	1599
28-41. LIN Receive Buffer 1 Register (RD1) Field Descriptions.....	1599
28-42. LIN Mask Register (LINMASK) Field Descriptions.....	1600
28-43. LIN Identification Register (LINID) Field Descriptions	1601
28-44. LIN Transmit Buffer 0 Register (LINTD0) Field Descriptions	1602
28-45. LIN Transmit Buffer 1 Register (LINTD1) Field Descriptions	1602
28-46. Maximum Baud Rate Selection Register (MBRS) Field Descriptions	1603
28-47. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions	1604
28-48. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins	1607
29-1. SCI Interrupts	1618
29-2. DMA and Interrupt Requests in Multiprocessor Modes	1619
29-3. SCI Control Registers Summary	1623
29-4. SCI Global Control Register 0 (SCIGCR0) Field Descriptions.....	1624
29-5. SCI Global Control Register 1 (SCIGCR1) Field Descriptions	1625
29-6. SCI Set Interrupt Register (SCISSETINT) Field Descriptions.....	1628
29-7. SCI Clear Interrupt Register (SCICLEARINT) Field Descriptions.....	1630
29-8. SCI Set Interrupt Level Register (SCISSETINTLVL) Field Descriptions.....	1632
29-9. SCI Clear Interrupt Level Register (SCICLEARINTLVL) Field Descriptions	1633
29-10. SCI Flags Register (SCIFLR) Field Descriptions.....	1635
29-11. SCI Receiver Status Flags	1638
29-12. SCI Transmitter Status Flags	1638
29-13. SCI Interrupt Vector Offset 0 (SCIINTVECT0) Field Descriptions	1639
29-14. SCI Interrupt Vector Offset 1 (SCIINTVECT1) Field Descriptions	1639
29-15. SCI Format Control Register (SCIFORMAT) Field Descriptions.....	1640
29-16. Baud Rate Selection Register (BRS) Field Descriptions	1641
29-17. Comparative Baud Values (Asynchronous Mode)	1641
29-18. Receiver Emulation Data Buffer (SCIED) Field Descriptions.....	1642
29-19. Receiver Data Buffer (SCIRD) Field Descriptions	1642
29-20. Transmit Data Buffer Register (SCITD) Field Descriptions	1643
29-21. SCI Pin I/O Control Register 0 (SCIPIO0) Field Descriptions	1643
29-22. SCI Pin I/O Control Register 1 (SCIPIO1) Field Descriptions	1644
29-23. SCITX Pin Control	1644
29-24. SCIRX Pin Control	1644
29-25. SCI Pin I/O Control Register 2 (SCIPIO2) Field Descriptions	1645
29-26. SCI Pin I/O Control Register 3 (SCIPIO3) Field Descriptions	1646
29-27. SCI Pin I/O Control Register 4 (SCIPIO4) Field Descriptions	1647
29-28. SCI Pin I/O Control Register 5 (SCIPIO5) Field Descriptions	1648
29-29. SCI Pin I/O Control Register 6 (SCIPIO6) Field Descriptions	1649
29-30. SCI Pin I/O Control Register 7 (SCIPIO7) Field Descriptions	1650
29-31. SCI Pin I/O Control Register 8 (SCIPIO8) Field Descriptions	1650
29-32. Input/Output Error Enable Register (IODFTCTRL) Field Descriptions	1651
29-33. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins	1654
30-1. Ways to Generate a NACK Bit	1663

30-2. Interrupt Requests Generated by I2C Module	1668
30-3. I2C Control Registers	1671
30-4. I2C Own Address Manager Register (I2COAR) Field Descriptions	1672
30-5. Correct Mode for OA Bits	1672
30-6. I2C Interrupt Mask Register (I2CIMR) Field Descriptions.....	1673
30-7. I2C Status Register (I2CSTR) Field Descriptions.....	1674
30-8. I2C Clock Divider Low Register (I2CCKL) Field Descriptions	1677
30-9. I2C Clock Control High Register (I2CCKH) Field Descriptions	1677
30-10. I2C Data Count Register (I2CCNT) Field Descriptions.....	1678
30-11. I2C Data Receive Register (I2CDRR) Field Descriptions.....	1678
30-12. I2C Slave Address Register (I2CSAR) Field Descriptions	1679
30-13. Correct Mode for SA Bits.....	1679
30-14. I2C Data Transmit Register (I2CDXR) Field Descriptions	1679
30-15. I2C Mode Register (I2CMDR) Field Descriptions	1680
30-16. I2C Module Condition, Bus Activity, and Mode.....	1682
30-17. I2C Module Operating Modes	1682
30-18. Number of Bits Sent on Bus	1682
30-19. I2C Interrupt Vector Register (I2CIVR) Field Descriptions.....	1683
30-20. Interrupt Codes for INTCODE Bits	1683
30-21. I2C Extended Mode Register (I2CEMDR) Field Descriptions	1684
30-22. I2C Prescale Register (I2CPSC) Field Descriptions.....	1684
30-23. I2C Peripheral ID Register 1 (I2CPID1) Field Descriptions.....	1685
30-24. I2C Peripheral ID Register 2 (I2CPID2) Field Descriptions.....	1685
30-25. I2C DMA Control Register (I2CDMACR) Field Descriptions	1686
30-26. I2C Pin Function Register (I2CPFNC) Field Descriptions	1686
30-27. I2C Pin Direction Register (I2CPDIR) Field Descriptions	1687
30-28. I2C Data Input Register (I2CDIN) Field Descriptions.....	1687
30-29. I2C Data Output Register (I2CDOUT) Field Descriptions.....	1688
30-30. I2C Data Set Register (I2CDSET) Field Description	1688
30-31. I2C Data Clear Register (I2CDSET) Field Descriptions.....	1689
30-32. I2C Pin Open Drain Register (I2CPDR) Field Descriptions.....	1689
30-33. I2C Pull Disable Register (I2CPDIS) Field Descriptions	1690
30-34. I2C Pull Select Register (I2CPSEL) Field Descriptions	1690
30-35. Input Buffer, Output Buffer, and Pull Control Behavior as GPIO Pins	1691
30-36. I2C Pins Slew Rate Select Register (I2CSRS) Field Descriptions.....	1691
31-1. EMAC and MDIO Signals for MII Interface	1698
31-2. EMAC and MDIO Signals for RMII Interface	1699
31-3. MDIO Multiplexing Control	1700
31-4. MII / RMII Multiplexing Control	1700
31-5. Ethernet Frame Description.....	1701
31-6. Basic Descriptor Description.....	1703
31-7. Receive Frame Treatment Summary	1731
31-8. Middle of Frame Overrun Treatment	1732
31-9. Emulation Control	1742
31-10. EMAC Control Module Registers.....	1743
31-11. EMAC Control Module Revision ID Register (REVID) Field Descriptions	1744
31-12. EMAC Control Module Software Reset Register (SOFTRESET).....	1744
31-13. EMAC Control Module Interrupt Control Register (INTCONTROL)	1745
31-14. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN)	1746

31-15. EMAC Control Module Receive Interrupt Enable Register (C0RXEN).....	1747
31-16. EMAC Control Module Transmit Interrupt Enable Register (C0TXEN)	1748
31-17. EMAC Control Module Miscellaneous Interrupt Enable Register (C0MISCEN)	1749
31-18. EMAC Control Module Receive Threshold Interrupt Status Register (C0RXTHRESHSTAT)	1750
31-19. EMAC Control Module Receive Interrupt Status Register (C0RXSTAT)	1751
31-20. EMAC Control Module Transmit Interrupt Status Register (C0TXSTAT)	1752
31-21. EMAC Control Module Miscellaneous Interrupt Status Register (C0MISCSTAT)	1753
31-22. EMAC Control Module Receive Interrupts Per Millisecond Register (C0RXIMAX).....	1754
31-23. EMAC Control Module Transmit Interrupts Per Millisecond Register (C0TXIMAX)	1755
31-24. Management Data Input/Output (MDIO) Registers	1756
31-25. MDIO Revision ID Register (REVID) Field Descriptions	1756
31-26. MDIO Control Register (CONTROL) Field Descriptions	1757
31-27. PHY Acknowledge Status Register (ALIVE) Field Descriptions	1758
31-28. PHY Link Status Register (LINK) Field Descriptions	1758
31-29. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) Field Descriptions	1759
31-30. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) Field Descriptions	1760
31-31. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) Field Descriptions	1761
31-32. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) Field Descriptions....	1762
31-33. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions ..	1763
31-34. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field Descriptions	1764
31-35. MDIO User Access Register 0 (USERACCESS0) Field Descriptions.....	1765
31-36. MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions	1766
31-37. MDIO User Access Register 1 (USERACCESS1) Field Descriptions.....	1767
31-38. MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions	1768
31-39. Ethernet Media Access Controller (EMAC) Registers	1769
31-40. Transmit Revision ID Register (TXREVID) Field Descriptions	1772
31-41. Transmit Control Register (TXCONTROL) Field Descriptions	1772
31-42. Transmit Teardown Register (TXTEARDOWN) Field Descriptions.....	1773
31-43. Receive Revision ID Register (RXREVID) Field Descriptions.....	1773
31-44. Receive Control Register (RXCONTROL) Field Descriptions	1774
31-45. Receive Teardown Register (RXTEARDOWN) Field Descriptions	1774
31-46. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions	1775
31-47. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED) Field Descriptions	1776
31-48. Transmit Interrupt Mask Set Register (TXINTMASKSET) Field Descriptions	1777
31-49. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) Field Descriptions.....	1778
31-50. MAC Input Vector Register (MACINVECTOR) Field Descriptions	1779
31-51. MAC End Of Interrupt Vector Register (MACEOIVECTOR) Field Descriptions	1780
31-52. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW) Field Descriptions	1781
31-53. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED) Field Descriptions.....	1782
31-54. Receive Interrupt Mask Set Register (RXINTMASKSET) Field Descriptions	1783
31-55. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) Field Descriptions	1784
31-56. MAC Interrupt Status (Unmasked) Register (MACINTSTATRAW) Field Descriptions.....	1785
31-57. MAC Interrupt Status (Masked) Register (MACINTSTATMASKED) Field Descriptions	1785
31-58. MAC Interrupt Mask Set Register (MACINTMASKSET) Field Descriptions	1786
31-59. MAC Interrupt Mask Clear Register (MACINTMASKCLEAR) Field Descriptions.....	1786
31-60. Receive Multicast/Broadcast/Promiscuous Channel Enable Register (RXMBPENABLE) Field Descriptions	1787
31-61. Receive Unicast Enable Set Register (RXUNICASTSET) Field Descriptions.....	1789

31-62. Receive Unicast Clear Register (RXUNICASTCLEAR) Field Descriptions.....	1790
31-63. Receive Maximum Length Register (RXMAXLEN) Field Descriptions.....	1790
31-64. Receive Buffer Offset Register (RXBUFFEROFFSET) Field Descriptions.....	1791
31-65. Receive Filter Low Priority Frame Threshold Register (RXFILTERLOWTHRESH) Field Descriptions.....	1791
31-66. Receive Channel <i>n</i> Flow Control Threshold Register (RX n FLOWTHRESH) Field Descriptions.....	1792
31-67. Receive Channel <i>n</i> Free Buffer Count Register (RX n FREEBUFFER) Field Descriptions.....	1792
31-68. MAC Control Register (MACCONTROL) Field Descriptions.....	1793
31-69. MAC Status Register (MACSTATUS) Field Descriptions.....	1795
31-70. Emulation Control Register (EMCONTROL) Field Descriptions.....	1797
31-71. FIFO Control Register (FIFOCONTROL) Field Descriptions.....	1797
31-72. MAC Configuration Register (MACCONFIG) Field Descriptions.....	1798
31-73. Soft Reset Register (SOFTRESET) Field Descriptions.....	1798
31-74. MAC Source Address Low Bytes Register (MACSRCADDRLO) Field Descriptions.....	1799
31-75. MAC Source Address High Bytes Register (MACSRCADDRHI) Field Descriptions.....	1799
31-76. MAC Hash Address Register 1 (MACHASH1) Field Descriptions.....	1800
31-77. MAC Hash Address Register 2 (MACHASH2) Field Descriptions.....	1800
31-78. Back Off Test Register (BOFFTEST) Field Descriptions.....	1801
31-79. Transmit Pacing Algorithm Test Register (TPACETEST) Field Descriptions.....	1801
31-80. Receive Pause Timer Register (RXPAUSE) Field Descriptions.....	1802
31-81. Transmit Pause Timer Register (TXPAUSE) Field Descriptions.....	1802
31-82. MAC Address Low Bytes Register (MACADDRLO) Field Descriptions.....	1803
31-83. MAC Address High Bytes Register (MACADDRHI) Field Descriptions.....	1804
31-84. MAC Index Register (MACINDEX) Field Descriptions.....	1804
31-85. Transmit Channel <i>n</i> DMA Head Descriptor Pointer Register (TX n HDP) Field Descriptions.....	1805
31-86. Receive Channel <i>n</i> DMA Head Descriptor Pointer Register (RX n HDP) Field Descriptions.....	1805
31-87. Transmit Channel <i>n</i> Completion Pointer Register (TX n CP) Field Descriptions.....	1806
31-88. Receive Channel <i>n</i> Completion Pointer Register (RX n CP) Field Descriptions.....	1806
32-1. USB Host / Device Interface Signal Multiplexing and Control.....	1818
32-2. USB Host Controller Registers.....	1820
32-3. OHCI Revision Number Register (HCREVISION) Bit Field Descriptions.....	1821
32-4. HC Operating Mode Register (HCCONTROL) Bit Field Descriptions.....	1821
32-5. HC Command and Status Register (HCCOMMANDSTATUS) Bit Field Descriptions.....	1823
32-6. HC Interrupt Status Register (HCINTERRUPTSTATUS) Bit Field Descriptions.....	1824
32-7. HC Interrupt Enable Register (HCINTERRUPTENABLE) Bit Field Descriptions.....	1825
32-8. HC Interrupt Disable Register (HCINTERRUPTDISABLE) Bit Field Descriptions.....	1826
32-9. HC HCCA Address Register (HCHCCA) Bit Field Descriptions.....	1827
32-10. HC Current Periodic Register (HCPERIODCURRENTED) Bit Field Descriptions.....	1828
32-11. HC Head Control Register (HCCONTROLHEADED) Bit Field Descriptions.....	1828
32-12. HC Current Control Register (HCCONTROLCURRENTED) Bit Field Descriptions.....	1829
32-13. HC Head Bulk Register (HCBULKHEADED) Bit Field Descriptions.....	1829
32-14. HC Current Bulk Register (HCBULKCURRENTED) Bit Field Descriptions.....	1830
32-15. HC Head Done Register (HCDONEHEAD) Bit Field Descriptions.....	1830
32-16. HC Frame Interval Register (HCFMINTERVAL) Bit Field Descriptions.....	1831
32-17. HC Frame Remaining Register (HCFMREMAINING) Bit Field Descriptions.....	1831
32-18. HC Frame Number Register (HCFMNUMBER) Bit Field Descriptions.....	1832
32-19. HC Periodic Start Register (HCPERIODICSTART) Bit Field Descriptions.....	1832
32-20. HC Low-Speed Threshold Register (HCLSTHRESHOLD) Bit Field Descriptions.....	1833
32-21. HC Root Hub A Register (HCRHDESCRIPTORA) Field Descriptions.....	1833
32-22. HC Root Hub B Register (HCRHDESCRIPTORB) Bit Field Descriptions.....	1835

32-23. HC Root Hub Status Register (HCRHSTATUS) Bit Field Descriptions	1836
32-24. HC Port 0 Status and Control Register (HCRHPORTSTATUS0) Field Descriptions	1837
32-25. HC Port 1 Status and Control Register (HCRHPORTSTATUS1) Field Descriptions	1839
32-26. Host UE Address Register (HOSTUEADDR) Field Descriptions	1841
32-27. Host UE Status Register (HOSTUESTATUS) Bit Field Descriptions.....	1841
32-28. Host Time-out Control Register (HOSTTIMEOUTCTRL) Bit Field Descriptions	1842
32-29. Host Revision Register (HOSTREVISION) Field Descriptions	1842
32-30. USB Device Controller Registers	1845
32-31. Revision Register (REV) Field Descriptions	1846
32-32. Endpoint Selection Register (EP_NUM) Field Descriptions	1847
32-33. Data Register (DATA) Field Descriptions	1848
32-34. Control Register (CTRL) Field Descriptions	1849
32-35. Status Register (STAT_FLG) Field Descriptions.....	1850
32-36. Receive FIFO Status Register (RXFSTAT) Field Descriptions.....	1853
32-37. System Configuration Register 1 (SYSCON1) Field Descriptions	1854
32-38. Little-Endian and Big-Endian Formats	1855
32-39. System Configuration Register 2 (SYSCON2) Field Descriptions	1856
32-40. Device Status Register (DEVSTAT) Field Descriptions	1857
32-41. Start of Frame Register (SOF) Field Descriptions	1859
32-42. Interrupt Enable Register (IRQ_EN) Field Descriptions.....	1860
32-43. DMA Interrupt Enable Register (DMA_IRQ_EN) Field Descriptions	1861
32-44. Interrupt Source Register (IRQ_SRC) Field Descriptions.....	1862
32-45. Non-ISO Endpoint Interrupt Status Register (EPN_STAT) Field Descriptions.....	1865
32-46. Non-ISO DMA Interrupt Status Register (DMAN_STAT) Field Descriptions	1866
32-47. DMA Receive Channels Configuration Register (RXDMA_CFG) Field Descriptions	1867
32-48. DMA Transmit Channels Configuration Register (TXDMA_CFG) Field Descriptions	1868
32-49. DMA FIFO Data Register (DATA_DMA) Field Descriptions	1869
32-50. Transmit DMA Control Register n (TXDMA _n) Field Descriptions	1870
32-51. Receive DMA Control Register n (RXDMA _n) Field Descriptions	1871
32-52. Endpoint 0 Configuration Register (EP0) Field Descriptions	1872
32-53. Receive Endpoint n Configuration Register (EP _n _RX) Field Descriptions	1873
32-54. Transmit Endpoint n Configuration Register (EP _n _TX) Field Descriptions.....	1875
32-55. Autodecoded Versus Non-Autodecoded Control Requests	1894
32-56. USB Device Controller Interrupt Type by Endpoint Type	1925
32-57. Signaling Between USB Controller and Unidirectional USB Transceiver Using DAT/SE0 Signaling	1939
33-1. ESM Signals Set by eFuse Controller	1944
33-2. eFuse Controller Registers.....	1947
33-3. EFC Boundary Register (EFCBOUND) Field Descriptions	1947
33-4. EFC Pins Register (EFCPINS) Field Descriptions	1949
33-5. EFC Error Status Register (EFCERRSTAT) Field Descriptions	1950
33-6. EFC Self Test Cycles Register (EFCSTCY) Field Descriptions	1950
33-7. EFC Self Test Cycles Register (EFCSTSIG) Field Descriptions.....	1951